Array Substrate Buffer Units for Notch Display Brightness Uniformity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional irregular display panels suffer from poor brightness uniformity due to differences in brightness between regular and notch display areas, caused by varying scan signal intensities and charging voltages across these regions.

Innovation Solution

An array substrate design with notch display areas and regular areas, featuring shift register units with buffer units having fewer or smaller inverters, reduces scan signal amplification and intensity differences between scan lines, thereby equalizing charging voltages and improving brightness uniformity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If the array substrate has an irregular shape with notches to meet appearance requirements, then the adaptability and versatility of the display panel are improved, but the brightness uniformity deteriorates due to differences in scan signal intensity between regular and notch display areas

Engineering Contradiction:
Improveadaptability to irregular shape requirementsVSAvoidbrightness uniformity
Core Design Contradiction:
Adaptability or versatilityVSIllumination intensity

Solution Approach 1:

The patent applies local quality by differentiating the buffer unit configurations in regular versus notch display areas. Specifically, the notch display area uses buffer units with fewer or smaller inverters compared to the regular display area, creating localized structural differences that compensate for the varying scan line lengths and achieve uniform brightness across the irregular display panel.

Inventive Principle:
Principle #3Local quality

2Manufacturing precision

If the scan lines in notch display areas are shorter than in regular display areas, then the manufacturing precision is improved, but the brightness uniformity deteriorates due to reduced signal attenuation in notch areas

Engineering Contradiction:
Improvescan line fabrication accuracyVSAvoidbrightness uniformity
Core Design Contradiction:
Manufacturing precisionVSIllumination intensity

Solution Approach 1:

The patent changes the parameters of the buffer units in notch display areas by reducing either the number of inverters or the size of inverters compared to regular display areas. This parameter modification adjusts the signal amplification characteristics to compensate for the shorter scan line lengths, ensuring that the final brightness levels are uniform across both regular and notch display areas.

Inventive Principle:
Principle #35Parameter changes

3Illumination intensity

If the number of inverters in buffer units is reduced in notch display areas to compensate for shorter scan lines, then the brightness uniformity is improved, but the device complexity increases due to differentiated buffer unit designs

Engineering Contradiction:
Improvebrightness uniformityVSAvoidbuffer unit configuration complexity
Core Design Contradiction:
Illumination intensityVSDevice complexity

Solution Approach 1:

The patent implements local quality by creating distinct buffer unit configurations for different display areas. The notch display areas use simplified buffer units with fewer or smaller inverters, while regular display areas use standard buffer units. This localized differentiation achieves brightness uniformity while keeping the overall design systematic and manageable.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS10976845B2Array substrate, touch display panel and touch display device
Publication Date: 2021.04.13 XIAMEN TIANMA MICRO ELECTRONICS
  • US10976845B2 patent drawing
  • US10976845B2 patent drawing
  • US10976845B2 patent drawing

AI summary

An array substrate, a touch display panel and a touch display device are provided. In the array substrate, the number of inverters in a second buffer unit is smaller than the number of inverters in a first buffer unit, or a size of an inverter in the second buffer unit is smaller than a size of an inverter in the first buffer unit, or the number of inverters in the second buffer unit is smaller than the number of inverters in the first buffer unit and the size of the inverter in the second buffer unit is smaller than the size of the inverter in the first buffer unit.