Array Substrate Layout for Uniform LCD Charging Rates
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increase in charging rate and refresh frequency of liquid crystal display devices leads to significant RC loading of signal lines, affecting image quality uniformity, particularly in large-sized and high-resolution displays, where single-side source driving results in uneven charging rates between near and far ends, impacting the display's uniformity, especially under heavy-load pictures.
Innovation Solution
The array substrate design includes a display region with data and gate lines, a gate driving structure, gate driving signal lines, data fanout wiring regions, and a dummy fanout wiring region, allowing for compatibility with both single-side and double-side source driving, reducing production costs and improving image quality uniformity by halving the load in gate and data lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If double-side source driving is used to reduce RC loading and improve image quality uniformity, then image quality uniformity is improved, but device complexity and production difficulty increase
Solution Approach 1:
The array substrate is designed with symmetric dummy fanout wiring regions and dummy pad regions that can serve dual purposes: they are inactive under single-side source driving (simpler mode) but can be activated under double-side source driving (advanced mode) to reduce RC loading and improve image quality uniformity. This multi-functionality allows the same hardware structure to adapt to different driving modes without increasing inherent complexity.
Solution Approach 2:
The patent enables dynamic configuration of the driving mode by making the dummy fanout wiring regions and dummy pad regions conditionally active or inactive based on the selected driving mode (single-side or double-side source driving). This dynamic adaptability allows the system to optimize performance for high image quality uniformity when needed while maintaining simpler operation when the advanced features are not required.
2Adaptability or versatility
If dummy fanout wiring region and dummy pad region are added to support double-side source driving, then adaptability is improved, but device complexity increases
Solution Approach 1:
The dummy fanout wiring regions and dummy pad regions are designed as universal components that can function in both single-side and double-side source driving modes. In single-side mode, these components remain inactive, while in double-side mode, they become active to provide additional signal paths. This universality enhances adaptability without requiring fundamentally different structures for each mode.
Solution Approach 2:
The patent creates symmetric copies of the fanout wiring regions and pad regions on opposite sides of the display region. These dummy regions are exact replicas that can be activated to provide balanced signal distribution in double-side source driving mode, thereby enhancing adaptability while maintaining structural symmetry and regularity.
3Reliability
If bended line is extended to connect transmission lines with dummy pad region, then signal transmission capability is improved, but manufacturing precision requirements increase
Solution Approach 1:
The patent uses a bended line with a curved or L-shaped geometry to connect the transmission lines to the dummy pad region. This curved path provides design flexibility and can accommodate variations in manufacturing tolerances better than a straight line, as the bend can be positioned within a broader area while still achieving proper electrical connection, thereby reducing the stringency of manufacturing precision requirements.
Data Source
AI summary
An array substrate, a display panel and a manufacturing method thereof are provided. The array substrate includes data lines, gate lines, a gate driving structure electrically connected with the gate lines and the gate driving signal lines, gate driving signal lines and a data fanout wiring region. The array substrate further includes a dummy fanout wiring region, a dummy pad region and a bended line, the data fanout wiring region and the dummy fanout wiring region are located at both sides of the display region, the data lines are electrically connected with pads in the dummy pad region through the wires in the dummy fanout wiring region; the gate driving signal lines are electrically connected with pads in the dummy pad region; a transmission line is disposed at one side of the gate driving structure away from the display region and electrically connected with the bended line.