Array Substrate Compensation Signal Lines for Display Uniformity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Large-size display products face signal transmission delays and uneven display due to long signal paths and increased resistance and capacitance loads in array substrates, leading to display quality issues.

Innovation Solution

The array substrate incorporates compensation signal lines electrically connected to the first portion of the electrode, reducing resistance and improving signal transmission uniformity by distributing via structures across sub-pixel regions, thereby enhancing the rise and fall times of the signal.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If the display area is enlarged for large-size display products, then the display area increases, but the signal transmission path length increases causing signal transmission delays and display quality degradation

Engineering Contradiction:
Improvedisplay areaVSAvoidsignal transmission delay
Core Design Contradiction:
Area of stationary objectVSLoss of time

Solution Approach 1:

The patent divides the common electrode into multiple segments (first common electrode portion and second common electrode portion) and introduces multiple compensation signal lines (first and second compensation signal lines) to serve different regions of the display panel. This segmentation allows signals to be transmitted through shorter, dedicated paths to different areas, reducing the overall signal transmission delay across the enlarged display area.

Inventive Principle:
Principle #1Segmentation

2Area of stationary object

If the display area is enlarged, then the display area increases, but the resistance and capacitance loads increase causing uneven display

Engineering Contradiction:
Improvedisplay areaVSAvoiddisplay uniformity
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent applies different electrode portions and compensation signal lines to different regions of the display panel. The first common electrode portion is connected to the first compensation signal line, while the second common electrode portion is connected to the second compensation signal line. This local differentiation allows each region to be independently optimized for its specific electrical characteristics, ensuring uniform display quality across the entire enlarged display area despite variations in resistance and capacitance loads.

Inventive Principle:
Principle #3Local quality

3Reliability

If compensation signal lines are added to reduce resistance, then signal transmission improves, but the device complexity increases

Engineering Contradiction:
Improvesignal transmission qualityVSAvoidstructure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent combines the compensation signal lines with the existing electrode structure by electrically connecting the first and second compensation signal lines to the first and second common electrode portions respectively. This integration allows the compensation function to be achieved within the existing display panel architecture without adding completely separate compensation circuits, thereby reducing the increase in device complexity while still improving signal transmission quality.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11921390B2Array substrate, manufacturing method thereof and display device
Publication Date: 2024.03.05 BOE TECHNOLOGY GROUP CO LTD
  • US11921390B2 patent drawing
  • US11921390B2 patent drawing
  • US11921390B2 patent drawing

AI summary

The present disclosure provides an array substrate, a manufacturing method thereof and a display device. The array substrate includes: a display area and a peripheral area surrounding the display area; the display area is provided with a plurality of gate lines and a plurality of data lines, the gate lines and the data lines are crossed to define a plurality of sub-pixel regions distributed in an array; a first electrode, the first electrode including a first portion located in the display area and a second portion located in the peripheral area; an electrode connection line, the electrode connection line is located in the peripheral area, the electrode connection line is electrically connected to the second portion; a plurality of compensation signal lines, at least part of the compensation signal lines are located in the display area, and the compensation signal lines are electrically connected to the first portion.