Array Substrate Edge Metal Electrode Layout for Narrow Frame Touch Displays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current mutual capacitive touch-control liquid crystal display panels face reduced touch-control sensitivity due to coupling capacitances formed between common voltage signal lines and shift registers, and the parallel configuration of these lines occupies space in the display panel frame, hindering frame narrowing.

Innovation Solution

The array substrate design includes a first metal electrode disposed on one side of the display area opposite to the integrated circuit, with the integrated circuit electrically connected to the first metal electrode via signal lines, allowing the first metal electrode to provide a common voltage signal to the first electrodes, reducing coupling capacitance and enabling frame narrowing by eliminating the need for parallel common voltage signal lines with shift registers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Stability of the object's composition

If common voltage signal lines are disposed parallel to shift registers to balance common voltage signal, then common voltage distribution is improved, but coupling capacitance increases and touch-control sensitivity decreases

Engineering Contradiction:
Improvecommon voltage distributionVSAvoidcoupling capacitance
Core Design Contradiction:
Stability of the object's compositionVSObject-affected harmful factors

Solution Approach 1:

The patent extracts the common voltage signal line from its traditional parallel configuration near shift registers and relocates it to the edge of the display area, separating it from the shift register region. This extraction eliminates the harmful coupling capacitance between common voltage signal lines and shift registers while maintaining voltage balance through alternative routing paths.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent transitions the common voltage signal line configuration from a parallel arrangement (one-dimensional proximity to shift registers) to a peripheral arrangement along the display area edge (two-dimensional redistribution). This dimensional change allows voltage balancing to be achieved through edge-based distribution rather than through-proximity coupling.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Stability of the object's composition

If common voltage signal lines are disposed parallel to shift registers, then common voltage signal can be supplied to both ends of sub-common electrodes, but the display panel frame width increases

Engineering Contradiction:
Improvecommon voltage signal supplyVSAvoidframe width
Core Design Contradiction:
Stability of the object's compositionVSLength of stationary object

Solution Approach 1:

The patent extracts the common voltage signal line from the internal region near shift registers and relocates it to the peripheral edge of the display area. This extraction removes the space-occupying parallel configuration while maintaining the essential function of supplying common voltage signals to sub-common electrodes through alternative routing along the edges.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent redistributes the common voltage signal line from a horizontal/vertical parallel arrangement that consumes frame space to a peripheral arrangement that utilizes the boundary region of the display area. This dimensional repositioning enables frame narrowing by eliminating the need for wide internal signal line corridors.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Stability of the object's composition

If common voltage signal lines are disposed parallel to shift registers, then voltage balance is achieved, but device complexity increases due to additional coupling capacitance management

Engineering Contradiction:
Improvevoltage balanceVSAvoidcoupling capacitance management
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The patent extracts the common voltage signal line from the region where it creates coupling capacitance with shift registers. By relocating the signal line to the display area edge, the harmful interaction is eliminated, simplifying the overall device architecture and reducing the complexity of capacitance management while preserving voltage balancing functionality.

Inventive Principle:
Principle #2Taking out (Extraction)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enhances touch-control sensitivity and allows for a narrower display panel frame by minimizing coupling capacitance and optimizing the layout of the display panel components.

Implementation Method 1

the first metal electrode is electrically connected to at least one first signal line via the integrated circuit

Methodology Applied
Scientific EffectElectrical connection: Conduction (electrical)

Implementation Method 2

coupling capacitances may form and consume touch-control induced charges

Methodology Applied
Scientific EffectCoupling capacitance: Capacitance

Data Source

PatentUS10120495B2Array substrate, display panel and display device containing the same
Publication Date: 2018.11.06 XIAMEN TIANMA MICRO ELECTRONICS
  • US10120495B2 patent drawing
  • US10120495B2 patent drawing
  • US10120495B2 patent drawing

AI summary

An array substrate, a display panel and a display device are provided. The array substrate comprises a plurality of stripe-shaped first electrodes extending along a first direction and arranged along a second direction, an integrated circuit, and a first metal electrode. An extension direction of the integrated circuit is parallel to the second direction. An extension direction of the first metal electrode is parallel to the second direction. The first metal electrode and the integrated circuit are disposed on two opposite sides of the display area, respectively, and the first metal electrode is electrically connected to at least one first signal line via the integrated circuit. Each first electrode includes a first end close to the first metal electrode. The first metal electrode is electrically connected to the first end to provide a common voltage signal to the first electrode during a display period.