Array Substrate Power Bus Layout for Uniform Display Brightness
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increased size of array substrates leads to non-uniform brightness in displayed images due to high impedance in signal transmission lines for positive and negative voltage signals.
Innovation Solution
The array substrate design includes a base substrate with a display region and peripheral region, featuring multiple power access ends and lines that connect to a positive power bus and negative power line, ensuring short signal transmission paths with low impedance for both positive and negative voltage signals to sub-pixels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If the array substrate size is increased, then the display area is improved, but the signal transmission line impedance increases causing non-uniform brightness
Solution Approach 1:
The power supply network is segmented into multiple independent power bus lines (first power bus line, second power bus line, third power bus line, fourth power bus line) that are distributed across different regions of the array substrate. Each power bus line serves a specific region, preventing the cumulative impedance effect that would occur in a single long transmission line, thereby maintaining brightness uniformity across the enlarged display area.
Solution Approach 2:
Different regions of the array substrate are provided with dedicated power bus lines that are optimized for their specific locations. The power bus lines are arranged to locally supply power to nearby pixel units, ensuring that each region receives adequate power with minimal impedance drop, thus maintaining consistent brightness quality across the entire enlarged display area.
2Length of stationary object
If the signal transmission line length is increased, then the display area is improved, but the impedance increases causing non-uniform brightness
Solution Approach 1:
The power supply path is divided into multiple short segments through the use of distributed power bus lines. Instead of one long transmission line extending across the entire array substrate, multiple shorter power bus lines are used, each serving a localized region. This segmentation reduces the maximum length of any single transmission line, thereby minimizing impedance accumulation and maintaining brightness uniformity.
Solution Approach 2:
The power bus lines are arranged in a two-dimensional distributed network pattern across the array substrate rather than extending in a single linear dimension. This spatial distribution in multiple dimensions reduces the effective transmission distance in any one direction, lowering impedance while still covering the entire enlarged display area.
3Reliability
If multiple power access ends are added, then the impedance is reduced improving brightness uniformity, but the device complexity increases
Solution Approach 1:
The peripheral region of the array substrate serves multiple functions: it houses the power bus lines, contains the power access ends, and provides routing pathways for signal lines. This multi-functional use of the peripheral region reduces overall device complexity by consolidating multiple functions into existing structural elements rather than adding separate dedicated components.
Solution Approach 2:
Multiple power access ends are provided at different locations around the peripheral region, creating multiple equipotential points for power input. This distribution of access ends allows power to be introduced at multiple locations simultaneously, reducing the impedance burden on any single access point while maintaining a relatively simple overall structure through symmetric arrangement.
Data Source
AI summary
The present disclosure provides an array substrate and a display device. The array substrate includes: a sub-pixel, in a display region and including a light-emitting element, the light-emitting element including a first electrode, a light-emitting layer and a second electrode; a positive power line, connected to the first electrode; a positive power bus, connected to the positive power line; three positive power access ends, at a side of the positive power bus away from a display region, and respectively connected to the positive power bus; a negative power line; an auxiliary electrode, respectively connected to the negative power line and the second electrode; three negative power access ends, at the side of the positive power bus away from the display region, and respectively connected to the negative power line; and a negative power auxiliary line, respectively connected to the negative power access end and the auxiliary electrode.