Array Substrate Reset Voltage Segmentation for OLED Display Accuracy

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing OLED display panels face challenges in optimizing power consumption, response speed, and display accuracy due to the use of a single reset voltage line for both the pixel circuit and light-emitting device, which affects the optimal state of power consumption, display effect, and charging time.

Innovation Solution

The array substrate incorporates separate driving reset and light-emitting reset voltage lines to independently control the reset processes, allowing for optimized voltage settings that improve display effect and reduce charging time, thereby enhancing power consumption and response speed.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a single reset voltage line is used for both pixel circuit and light-emitting device, then device complexity is reduced, but power consumption optimization and response speed are compromised

Engineering Contradiction:
Improvereset voltage line structureVSAvoidpower consumption
Core Design Contradiction:
Device complexityVSUse of energy by moving object

Solution Approach 1:

The patent divides the single reset voltage line into two separate lines: a first reset voltage line coupled to the pixel circuit and a second reset voltage line coupled to the light-emitting device. This segmentation allows independent voltage control for each component, enabling optimized power consumption and response speed without excessive complexity increase.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies different reset voltages to different parts of the system: the pixel circuit receives a first reset voltage through the first reset voltage line, while the light-emitting device receives a second reset voltage through the second reset voltage line. This local quality differentiation enables each component to be reset under its optimal voltage conditions, improving overall system performance.

Inventive Principle:
Principle #3Local quality

2Ease of manufacture

If a single reset voltage line is used for both pixel circuit and light-emitting device, then manufacturing is simplified, but display accuracy and response speed deteriorate

Engineering Contradiction:
Improvevoltage line configurationVSAvoiddisplay accuracy
Core Design Contradiction:
Ease of manufactureVSManufacturing precision

Solution Approach 1:

The patent segments the voltage line configuration into two independent lines, allowing each line to be optimized for its specific function. The first reset voltage line is optimized for pixel circuit reset requirements, while the second reset voltage line is optimized for light-emitting device reset requirements, thereby improving display accuracy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes the voltage parameter by applying different reset voltages to different components. The first reset voltage is specifically tailored for the pixel circuit's threshold voltage compensation needs, while the second reset voltage is optimized for the light-emitting device's operational characteristics, enhancing overall display precision.

Inventive Principle:
Principle #35Parameter changes

3Speed

If separate reset voltage lines are used for pixel circuit and light-emitting device, then power consumption optimization and response speed improve, but device complexity increases

Engineering Contradiction:
Improveresponse speedVSAvoidreset voltage line structure
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent implements segmentation of the reset voltage system into two independent lines, enabling parallel reset operations for the pixel circuit and light-emitting device. This reduces the sequential charging time and improves response speed, while the modular design keeps the complexity increase manageable.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies preliminary reset action by resetting the pixel circuit and light-emitting device through separate voltage lines before the display refresh cycle begins. This preliminary reset ensures both components are in their optimal initial state, improving response speed without requiring complex real-time control mechanisms.

Inventive Principle:
Principle #10Preliminary action

4Manufacturing precision

If separate reset voltage lines are used for pixel circuit and light-emitting device, then display accuracy and power consumption optimization improve, but manufacturing complexity increases

Engineering Contradiction:
Improvedisplay accuracyVSAvoidvoltage line configuration
Core Design Contradiction:
Manufacturing precisionVSEase of manufacture

Solution Approach 1:

The patent segments the voltage line configuration into two independent, functionally-optimized lines. The first reset voltage line is designed specifically for pixel circuit requirements, while the second reset voltage line is designed for light-emitting device requirements, enabling precise display performance with manageable manufacturing complexity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by tailoring the voltage characteristics of each reset line to the specific requirements of its target component. This localized optimization improves display accuracy while keeping the overall manufacturing process straightforward, as each line can be independently designed and tested.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS20250265997A1Array substrate, display panel comprising the array substrate, and display device
Publication Date: 2025.08.21 BOE TECHNOLOGY GROUP CO LTD
  • US20250265997A1 patent drawing
  • US20250265997A1 patent drawing
  • US20250265997A1 patent drawing

AI summary

Embodiments of the present disclosure provide a display panel. The display panel includes a driving transistor. The display panel further includes a base substrate, a light shielding layer, a first gate layer and a first gate layer. The light shielding layer has a mesh structure. The first gate layer includes a first conductive portion, and the first conductive portion is used to form a gate of the driving transistor. The second source and drain layer includes a power line. An orthographic projection of the power line on the base substrate at least partially overlaps with an orthographic projection of the first conductive portion on the base substrate, and an orthographic projection of the light shielding layer on the base substrate at least partially overlaps with the orthographic projection of the first conductive portion on the base substrate.