Array Substrate Lead Layout for Narrow Rounded Display Frames
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display devices with rounded corners require wider frames to accommodate leads, limiting the ability to achieve narrow or ultra-narrow frame designs and rounded corner aesthetics.
Innovation Solution
The array substrate design includes first leads that pass through a first region from a second region to a bonding region, eliminating the need for a wider frame outside the second region, allowing for a narrow or ultra-narrow frame design and enabling rounded corner aesthetics.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If leads directly extend from the second region to the bonding region, then wiring is simpler, but a wider frame is required outside the rounded corner region
Solution Approach 1:
The patent introduces a first region between the second region and the bonding region, creating a multi-dimensional routing path for the leads. Instead of direct extension in one dimension, the leads now traverse through multiple regions (first region and second region) in a staged manner, allowing the wiring to be distributed across different spatial zones and reducing the required frame width.
Solution Approach 2:
The patent segments the lead routing into distinct regions: the first region and the second region. This segmentation allows the leads to be routed through the first region first, then extend to the bonding region, distributing the wiring load across multiple zones rather than concentrating it in a single direct path, thereby reducing the overall frame width requirement.
2Ease of operation
If a wider frame is set outside the second region for wiring, then lead routing is easier, but the narrow frame design and overall display effect are compromised
Solution Approach 1:
The patent applies different functional qualities to different regions: the first region is optimized for lead routing with appropriate spacing and positioning, while the second region maintains the rounded corner design for aesthetic purposes. This local differentiation allows easy lead routing in the first region without compromising the overall frame design and display effect.
Solution Approach 2:
The patent resolves the conflict between routing ease and frame design by introducing an additional spatial dimension through the first region. Leads are routed through this intermediate zone, which provides sufficient space for wiring operations without requiring an expansion of the overall frame width, thus preserving the desired frame design.
3Length of stationary object
If leads pass through the first region from the second region, then narrow frame design is achieved, but wiring path becomes more complex
Solution Approach 1:
The patent segments the wiring path into two distinct segments: routing through the first region and then extending to the bonding region. While this creates a multi-segment path, each segment is independently optimized and manageable, with the first region providing a dedicated routing zone that simplifies the overall path planning despite the additional segment.
Solution Approach 2:
The patent uses dimensional distribution to manage wiring path complexity. By routing leads through the first region (an intermediate dimensional zone) before reaching the bonding region, the complex wiring path is spatially organized and distributed across different regions, making the complexity manageable through structured spatial arrangement rather than concentrated complexity.
Data Source
AI summary
An array substrate and a display device are disclosed. The array substrate includes: a base substrate, including a display region and a bonding region located around the display region; a plurality of first pixel driving circuits located on the base substrate; a plurality of first data lines; and a plurality of first leads, the display region includes a first region and a second region located at a side of the first region, and the plurality of first pixel driving circuits are located in the second region, the plurality of first data lines are located in a layer different from a layer where the plurality of first leads are located.


