Array Substrate with Shared Gate Scanning Lines for Display Uniformity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing electroluminescent display panels suffer from poor display uniformity due to variations in the characteristic values of driving transistors over time, leading to inconsistent light emission from electroluminescent devices, which requires a more efficient array substrate design to manage data signals and voltage stabilization.
Innovation Solution
The array substrate incorporates a design with gate scanning lines, data lines, and detection signal lines that form pixel circuits with specific transistor and capacitor configurations, allowing for reduced gate scanning lines and shared voltage signal lines, enabling efficient data signal provision and voltage stabilization across the panel.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If the number of gate scanning lines is reduced by sharing gate scanning lines between adjacent rows, then device complexity and production cost are reduced, but the timing control of data signals becomes more complex requiring overlapping time periods
Solution Approach 1:
The patent merges gate scanning lines by making the gate scanning line of the n-th row and the gate scanning line of the (n+1)-th row share a common line during overlapping time periods. This reduces the total number of gate scanning lines from N to N-1 for N rows, directly resolving the contradiction by reducing device complexity while managing timing through signal overlap
Solution Approach 2:
The patent applies preliminary action by pre-charging pixel circuits in the n-th row during the display period of the (n-1)-th row, and pre-charging pixel circuits in the (n+1)-th row during the display period of the n-th row. This advance preparation ensures that when gate scanning lines are shared and time periods overlap, the pixel circuits are already ready to receive data signals, maintaining productivity despite reduced wiring
2Illumination intensity
If driving transistors are used to drive electroluminescent devices, then luminous efficiency and brightness are improved, but display uniformity deteriorates due to transistor characteristic variations over time
Solution Approach 1:
The patent implements feedback by detecting the anode potential of the light emitting device through the second transistor and comparing it with reference voltages to determine the threshold voltage of the driving transistor. Based on this detected threshold voltage, compensation is performed by adjusting the data signal voltage level, ensuring that pixels with different transistor characteristics still produce uniform brightness, thus resolving the display uniformity issue while maintaining high luminous efficiency
Solution Approach 2:
The patent changes the voltage parameter of the data signal based on the detected threshold voltage of the driving transistor. By dynamically adjusting the data signal voltage level to compensate for transistor threshold voltage variations, the patent maintains consistent electroluminescent device operation across all pixels, achieving uniform display while preserving the high brightness and luminous efficiency benefits of electroluminescent devices
Data Source
AI summary
The present disclosure discloses an array substrate and a driving method thereof, a display panel and a display device. The array substrate comprises: a plurality of gate scanning lines extending in a first direction, a plurality of data lines extending in a second direction and detection signal lines, where the data lines and the gate scanning lines are crossed to define a plurality of pixel circuits arranged in an array. The pixel circuits comprise: first transistors, second transistors, driving transistors, capacitors, and light emitting devices, and in the same pixel circuit, the first transistor and the second transistor are electrically connected to different gate scanning lines.