Array Substrate Signal Line Routing for Display Aperture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Full-screen display devices face challenges in maintaining a high screen-to-body ratio due to the presence of light apertures, which can lead to reduced light transmittance and charging efficiency of sub-pixels, resulting in dark vertical stripes and compromised display effects.
Innovation Solution
The array substrate design incorporates a light aperture region with a winding region, where first and second signal lines with overlapping windings are arranged in different layers, allowing for same-polarity voltage application, reducing parasitic capacitance and enhancing charging efficiency by employing a MUX drive controller for time-sharing charging.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a light aperture is provided in the display screen to accommodate photosensitive sensors, then the screen-to-body ratio is maintained high, but the light transmittance and charging efficiency of sub-pixels are reduced, resulting in dark vertical stripes
Solution Approach 1:
The patent transitions signal line arrangement from a two-dimensional plane to a three-dimensional structure by introducing overlapping windings in different layers. The first and second signal lines are arranged in different layers with their orthographic projections overlapping on the substrate, utilizing the vertical dimension to reduce parasitic capacitance while maintaining planar integration.
Solution Approach 2:
The signal lines are segmented into multiple layers with distinct winding regions. The first signal line includes a first pixel connection wiring and a first winding, while the second signal line includes a second pixel connection wiring and a second winding. This segmentation allows independent optimization of each layer's path to minimize interference.
2Adaptability or versatility
If signal lines are arranged in the winding region around the light aperture, then routing flexibility is improved, but parasitic capacitance between signal lines increases due to close proximity
Solution Approach 1:
The patent utilizes the vertical dimension by arranging the first and second signal lines in different layers. The orthographic projections of these signal lines overlap on the substrate, but their physical separation in the vertical direction significantly reduces parasitic capacitance while allowing flexible routing around the light aperture region.
Solution Approach 2:
The patent introduces an insulating layer between the first and second signal lines arranged in different layers. This intermediary layer acts as a dielectric barrier that further reduces parasitic capacitance coupling between the overlapping signal lines while maintaining their routing flexibility.
3Reliability
If different polarity voltages are applied to adjacent signal lines to reduce interference, then signal integrity is improved, but charging efficiency of sub-pixels connected to these signal lines is reduced
Solution Approach 1:
The patent arranges the first and second signal lines in different layers with overlapping projections, which reduces parasitic capacitance to such an extent that adjacent signal lines can be charged simultaneously without significant interference. This spatial separation in the vertical dimension allows same-polarity voltages to be applied while maintaining signal integrity.
4Area of stationary object
If signal lines are routed through the winding region in close proximity to reduce overall device area, then device compactness is improved, but light transmittance in the winding region is reduced
Solution Approach 1:
The patent routes signal lines in different layers with overlapping projections, allowing the winding region to be utilized more efficiently. This three-dimensional arrangement reduces the horizontal footprint of the signal lines while minimizing their visual and physical obstruction to light passing through the winding region.
Data Source
AI summary
A substrate in an array substrate includes a light aperture region and a winding region arranged around the light aperture region. On the substrate, an orthographic projection of a first winding in each first signal line is overlapped with an orthographic projection of a second winding in a corresponding second signal line. In this way, the distance between two adjacent signal lines in the winding region is larger, and the parasitic capacitance generated between them is smaller.


