Array Substrate Storage Capacitor Aperture Ratio
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional LCD devices face a trade-off between enhancing aperture ratio and maintaining capacitance, as increasing the overlapping area between electrodes to boost capacitance reduces the aperture ratio.
Innovation Solution
The array substrate design includes a storage capacitor with a second storage capacitor electrode formed on the gate insulation layer, using a partial exposure process to remove part of the passivation layer, allowing for enhanced capacitance without reducing the aperture ratio.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the overlapping area between two electrodes of the storage capacitor is increased to enhance capacitance, then the capacitance of the storage capacitor increases, but the aperture ratio of the LCD panel decreases
Solution Approach 1:
The patent utilizes the vertical dimension by forming the second storage capacitor electrode on the gate insulation layer, which is positioned above the first storage capacitor electrode. This three-dimensional stacking arrangement increases the effective overlapping area for capacitance without consuming additional planar area, thereby resolving the contradiction between enhancing capacitance and maintaining aperture ratio.
Solution Approach 2:
The storage capacitor electrodes are nested within the existing transistor structure. The first storage capacitor electrode is formed in the same layer as the gate electrode, and the second storage capacitor electrode is formed on the gate insulation layer, creating a nested configuration that maximizes space utilization without increasing the overall device footprint.
2Reliability
If the thickness of the gate insulation layer is decreased to increase capacitance, then the capacitance of the storage capacitor increases, but the manufacturing precision requirements increase
Solution Approach 1:
Instead of changing the thickness parameter of the gate insulation layer, the patent changes the area parameter by forming the second storage capacitor electrode on top of the gate insulation layer. This parameter substitution approach achieves capacitance enhancement while avoiding the manufacturing precision challenges associated with thinning the gate insulation layer.
Data Source
AI summary
An array substrate includes a substrate, a thin film transistor, a passivation layer, a pixel electrode and a storage capacitor. The thin film transistor includes a gate electrode formed on the substrate, a gate insulation layer formed on the substrate having the gate electrode, a semiconductor layer formed on the gate insulation layer and a data electrode formed on the semiconductor layer. The passivation layer is formed on the substrate having the data electrode and the pixel electrode is electrically connected to the data electrode through a contact hole formed through the passivation layer. The storage capacitor includes a first storage capacitor electrode that is spaced apart from the gate electrode of the thin film transistor and a second storage capacitor electrode that is formed on the gate insulation and including a same material as the pixel electrode.


