Array Substrate Storage Electrode Line for Voltage Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In liquid crystal display devices using the fringe field switching mode, increasing the thickness of the insulating layer between the common electrode and data/gate lines reduces storage capacitance, leading to voltage variations in the pixel electrode, which affects display quality.
Innovation Solution
Incorporating a storage electrode line that overlaps and is spaced apart from the pixel electrode by a liquid crystal layer, with an additional insulating layer between them, to form additional storage capacitance that compensates for the reduced capacitance, maintaining constant voltage during frame display.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If the thickness of the insulating layer between the common electrode and data lines or gate lines is increased to reduce parasitic capacitance, then parasitic capacitance is reduced, but storage capacitance between the pixel electrode and common electrode decreases
Solution Approach 1:
The patent divides the common electrode structure into two separate components: a common electrode and a storage electrode line. The common electrode maintains a larger distance from data lines and gate lines to reduce parasitic capacitance, while the storage electrode line is positioned closer to the pixel electrode to maintain storage capacitance. This segmentation allows independent optimization of both capacitance parameters.
Solution Approach 2:
The storage electrode line acts as an intermediary component between the pixel electrode and the common electrode. It provides a dedicated pathway for storing charge without interfering with the common electrode's function of reducing parasitic capacitance through increased spacing from data and gate lines.
2Loss of energy
If the thickness of the insulating layer is increased to reduce parasitic capacitance, then parasitic capacitance decreases, but voltage stability of the pixel electrode deteriorates
Solution Approach 1:
By separating the common electrode and storage electrode line into distinct components with different positioning strategies, the patent enables the storage electrode line to maintain close proximity to the pixel electrode for voltage stability, while the common electrode is positioned to minimize parasitic capacitance interference.
3Loss of energy
If the insulating layer thickness is increased, then parasitic capacitance between common electrode and data/gate lines is reduced, but charge retention ability of the pixel electrode decreases
Solution Approach 1:
The patent segments the electrode system into a common electrode for minimizing parasitic capacitance and a storage electrode line for maximizing charge retention. The storage electrode line's close positioning to the pixel electrode ensures prolonged charge retention without compromising the common electrode's parasitic capacitance reduction.
Solution Approach 2:
Different regions of the electrode system are optimized with different qualities: the common electrode region is designed with larger spacing from data and gate lines to minimize parasitic capacitance, while the storage electrode line region is positioned close to the pixel electrode to maximize charge retention and storage capacitance.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution maintains constant voltage at the pixel electrode, ensuring stable display quality by compensating for the decrease in storage capacitance due to increased insulating layer thickness, thereby improving charge retention and display effect.
Implementation Method 1
storage capacitance can be formed between a storage electrode line and a pixel electrode
Implementation Method 2
an additional storage capacitance is formed between the storage electrode line and the pixel electrode
Data Source
AI summary
An array substrate and a display device. The array substrate comprises a common electrode line, a plurality of gate lines and a plurality of data lines which intersect with each other, and pixel units defined by neighboring in gate lines. A storage electrode line is provided, so that storage capacitance between the storage electrode line and the pixel electrode can compensate storage capacitance formed between the common electrode and the pixel electrode. The ability of charge retention of the pixel electrode can be increased, so that voltage of the pixel electrode is constant during display period of a frame, and the display effect of a picture is ensured.


