Array Substrate Unitary Reset Gates for Stable OLED Driving

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing OLED display technologies face challenges in maintaining consistent driving current for pixel units, leading to variations in brightness and efficiency.

Innovation Solution

The array substrate incorporates a pixel driving circuit with a first and second reset transistor, where their gate electrodes form a unitary structure non-parallel to reset control signal lines, and channel directions intersect, along with a specific arrangement of signal lines and transistors to stabilize the driving current.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional pixel driving circuits are used with separate gate electrodes for reset transistors, then the circuit can function, but the driving current varies and brightness is inconsistent

Engineering Contradiction:
Improvedriving current consistencyVSAvoidgate electrode structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the gate electrodes of the first reset transistor and second reset transistor into a single unitary gate electrode structure. This integration ensures that both reset transistors receive the same gate control signal, synchronizing their operation and stabilizing the driving current to maintain consistent brightness across pixel units.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent positions the unitary gate electrode in a direction non-parallel to the extension direction of reset control signal lines, creating a spatial arrangement that optimizes signal distribution. This dimensional configuration ensures uniform signal coverage across multiple transistors while maintaining circuit functionality.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Productivity

If reset transistors operate independently with separate gate control, then circuit design is simple, but pixel unit performance varies

Engineering Contradiction:
Improvepixel unit performance consistencyVSAvoidcircuit configuration
Core Design Contradiction:
ProductivityVSEase of manufacture

Solution Approach 1:

By combining the gate electrodes into a unitary structure, the patent ensures synchronized operation of reset transistors across different pixel units. This merging approach improves pixel unit performance consistency while the shared gate control structure remains manufacturable using standard fabrication processes.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If gate electrodes are arranged parallel to reset control signal lines, then fabrication is straightforward, but signal interference occurs

Engineering Contradiction:
Improvesignal stabilityVSAvoidelectrode arrangement
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent positions the unitary gate electrode at an angle non-parallel to the reset control signal line extension direction. This angular arrangement in the spatial dimension prevents signal interference between the gate control lines and reset control lines, improving signal stability while remaining compatible with standard manufacturing techniques.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS12433021B2Array substrate and display apparatus
Publication Date: 2025.09.30 CHENGDU BOE OPTOELECTRONICS TECH CO LTD
  • US12433021B2 patent drawing
  • US12433021B2 patent drawing
  • US12433021B2 patent drawing

AI summary

An array substrate is provided. The array substrate includes a pixel driving circuit having a first reset transistor and a second reset transistor. At least a portion of a gate electrode of a first reset transistor in a present row of pixel driving circuits and at least a portion of a gate electrode of a second reset transistor in a previous row of pixel driving circuits are parts of a unitary structure. The gate electrode of the first reset transistor in the present row of pixel driving circuits and the gate electrode of the second reset transistor in the previous row of pixel driving circuits are arranged along a direction non-parallel to an extension direction of reset control signal lines.