Asymmetric Gate-Driver Channel Sizing for Stable Display Output

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display devices face challenges in stabilizing the output of gate driving circuits while minimizing their size, which affects the performance and efficiency of thin film transistors in flat display devices.

Innovation Solution

The display device incorporates a gate driving circuit with a node control unit and pull-up and pull-down transistors, featuring a wider channel region for the pull-up transistor and a narrower channel region for the pull-down transistor, along with specific finger and branch portions in the active layer, and light blocking layers to stabilize output and reduce size.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the channel width of the pull-up transistor is increased to stabilize the driver output, then the output stability is improved, but the overall circuit size increases

Engineering Contradiction:
Improveoutput stabilityVSAvoidcircuit size
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent applies local quality by differentiating the channel widths of the pull-up and pull-down transistors within the same gate driving circuit. Specifically, the pull-up transistor has a wider channel region than the pull-down transistor, creating localized structural variations that optimize output stability without requiring uniform expansion of the entire circuit.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent employs asymmetry by intentionally designing the pull-up transistor with a larger channel width than the pull-down transistor. This asymmetric configuration allows the pull-up transistor to provide stronger drive capability for charging the load capacitor, thereby stabilizing the output voltage while maintaining compact circuit dimensions through non-uniform transistor sizing.

Inventive Principle:
Principle #4Asymmetry

2Power

If the channel width of the pull-up transistor is increased to improve driver capability, then the driving power is improved, but the circuit area increases

Engineering Contradiction:
Improvedriving powerVSAvoidcircuit area
Core Design Contradiction:
PowerVSArea of stationary object

Solution Approach 1:

The patent applies local quality by concentrating the additional driving power requirement specifically in the pull-up transistor's channel region, while keeping the pull-down transistor's channel width smaller. This localized enhancement provides the necessary charging current capability for the load capacitor without proportionally increasing the entire circuit's area.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent utilizes parameter changes by varying the channel width parameter of the pull-up transistor relative to the pull-down transistor. By setting the pull-up transistor's channel width to be greater than the pull-down transistor's channel width, the circuit achieves enhanced driving power for voltage stabilization while maintaining area efficiency through selective parameter adjustment rather than uniform scaling.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12444370B2Display device
Publication Date: 2025.10.14 SAMSUNG DISPLAY CO LTD
  • US12444370B2 patent drawing
  • US12444370B2 patent drawing
  • US12444370B2 patent drawing

AI summary

A display device offering a stabilized output of a small gate driving circuit is presented. The display device includes a substrate having a display area and a non-display area; a pixel disposed in the display area of the substrate; and a gate driving circuit disposed in the non-display area of the substrate and connected to a transistor of the pixel, wherein the gate driving circuit comprises: a node control unit; a pull-up transistor connected to a set node of the node control unit through a gate electrode; and a pull-down transistor connected to a reset node of the node control unit through a gate electrode, wherein a width of a first channel region of the pull-up transistor is greater than a width of a second channel region of the pull-down transistor.