Asymmetric Bi-Directional Signaling With Multi-Level Encoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In electronics systems, the varying internal operating speeds of devices due to different fabrication processes lead to limitations in data transfer rates, with memory devices struggling to maintain reliable signal transmission at higher I/O rates due to slower transistor switching rates and voltage sensitivity differences compared to logic devices.
Innovation Solution
Implementing asymmetric, bi-directional signaling with multi-bit encoding, where memory devices use multi-bit encoding for data transmission and logic devices use differential signaling, allowing for symmetric data rates by encoding multiple bits into a single signal at slower clock rates, thereby matching data transfer rates between devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If memory devices use standard signaling at higher I/O rates, then data transfer rate increases, but signal reliability deteriorates due to slower transistor switching rates
Solution Approach 1:
The patent applies asymmetry by implementing different signaling schemes for different device types: memory devices use multi-level encoding (MLE) while logic devices use differential signaling. This asymmetric approach allows each device type to operate optimally within its capabilities, enabling memory devices to achieve higher effective data rates through MLE without requiring faster transistor switching, thus maintaining signal reliability while improving productivity.
2Reliability
If memory devices operate at slower clock rates, then signal reliability improves, but data transfer rate decreases
Solution Approach 1:
The patent changes the signaling parameter from traditional differential voltage signaling to multi-level encoding where multiple bits are encoded into a single signal level. This parameter change allows memory devices to transmit more data per clock cycle (e.g., 2 bits per cycle with 4 voltage levels), compensating for the slower clock rate and maintaining high data transfer rates while operating at reliable, slower speeds.
Solution Approach 2:
The patent adds an encoding dimension to the signaling scheme by implementing multi-bit encoding where the signal level represents multiple bits of data. This dimensional addition to the communication protocol allows the system to achieve higher effective bandwidth without increasing the fundamental clock rate, thus maintaining reliability while improving productivity.
3Reliability
If logic devices use differential signaling, then signal reliability is maintained, but bandwidth asymmetry occurs with memory devices
Solution Approach 1:
The patent applies local quality by tailoring the signaling scheme to the specific characteristics of each device type. Logic devices receive differential signals optimized for their fast switching capabilities, while memory devices transmit using multi-level encoding optimized for their slower but more voltage-sensitive transistors. This localized optimization for each device's specific properties resolves the bandwidth asymmetry while maintaining overall system reliability.
Data Source
AI summary
Apparatuses and methods for asymmetric bi-directional signaling incorporating multi-level encoding are disclosed. An example apparatus may include first and second channels, a receiver coupled to the first and second channels, and first and second transmitters coupled to the first and second channels, respectively. The receiver may be configured to receive differential data signals to receive write data at a rate, and each of the first and second transmitters may be configured to encode a plurality of bits into a respective data signal and provide the respective data signals at the data rate.