Asymmetrical I/O Shared Phase Interpolator
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current asymmetrical I/O systems place an excessive burden on host devices due to redundant circuitry for synchronization, and inefficiently transfer client-side phase information, often requiring additional dedicated pins which increase costs and form factors.
Innovation Solution
Implementing a shared phase interpolator within the host device for both transmit and receive functions, using multiple bidirectional data lines to transmit phase information, eliminating the need for dedicated lines and pins, and adjusting the host clock based on client phase information during data transmission and reception.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of information
If dedicated pins are added to carry phase information for each data bit, then phase information transfer is achieved, but expense and form factor increase
Solution Approach 1:
The patent applies multi-functionality by enabling the bidirectional data lines to serve dual purposes: transmitting data in normal operations and carrying phase information during turnaround time. This eliminates the need for dedicated phase information pins, thereby reducing form factor and cost while maintaining synchronization capability.
2Reliability
If redundant circuitry is included in host device for synchronization, then synchronization is achieved, but device complexity and cost increase
Solution Approach 1:
The patent merges transmit and receive phase adjustment functions into a single shared phase interpolator in the host device. This shared resource approach reduces redundancy and complexity compared to having separate dedicated circuitry for each function, while still achieving the required synchronization reliability through the multiplexer that selects between transmit and receive mode operations.
3Device complexity
If shared phase interpolator is used for both transmit and receive, then host device burden is reduced, but synchronization precision must be maintained
Solution Approach 1:
The patent applies dynamics by using a multiplexer to dynamically switch the shared phase interpolator between transmit and receive modes based on the current operational state. This dynamic reconfiguration allows a single shared resource to perform multiple functions with high precision, as the system adapts the phase adjustment operations according to whether data transmission or phase information transfer is currently occurring.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An asymmetrical IO method and system are described. In one embodiment, a host device includes shared resources for data synchronization of the host device and a client device. The shared resources include a shared phase interpolator. In an embodiment, data lines between the host and client are also used to transmit phase information from the client device to the host device, obviating the need for additional, dedicated lines or pins.