Asynchronous Write Control Exchange for Fibre Channel Latency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The current Fibre Channel Protocol (FCP) for SCSI operations experiences significant latency due to its half-duplex nature, which restricts data transfer efficiency and system performance, especially with the advent of low-access-time peripherals and longer cable distances.

Innovation Solution

The introduction of an asynchronous write control Exchange (AWCE) allows the FCP target to send write control information units to the initiator in a pipelined fashion, enabling full-duplex communication and reducing latency by notifying the initiator of available buffer space without waiting for the Sequence Initiative to be transferred.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If a single half-duplex FC Exchange is used for FCP write operations, then the protocol structure remains simple and compliant with FCP-4 standard, but write I/O latency increases significantly

Engineering Contradiction:
Improvewrite I/O latencyVSAvoidFC Exchange structure
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The patent segments the single FC Exchange into two distinct Exchanges: the original Exchange for data transfer and a new asynchronous write control Exchange for control message communication. This segmentation allows control messages to be sent independently without blocking data transfer, resolving the latency issue while maintaining protocol compliance.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a new dimension of communication by creating a separate Exchange channel for write control messages. This dimensional separation allows the target to send control messages asynchronously in the background while the initiator continues data transfer in the original Exchange, eliminating the sequential bottleneck.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Speed

If the target waits for Sequence Initiative transfer before sending transfer ready messages, then the half-duplex protocol is maintained, but buffer space notification is delayed

Engineering Contradiction:
Improvebuffer space notification speedVSAvoidwaiting time for Sequence Initiative
Core Design Contradiction:
SpeedVSLoss of time

Solution Approach 1:

The patent enables the target to send transfer ready messages in advance through the asynchronous write control Exchange, before the Sequence Initiative is transferred back to the initiator. This preliminary action eliminates the waiting time and allows the initiator to prepare data transmission ahead of time.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The asynchronous write control Exchange acts as an intermediary channel that carries write control messages independently from the main data transfer Exchange. This intermediary allows the target to notify the initiator of buffer availability without being constrained by the Sequence Initiative handshaking mechanism.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Productivity

If the initiator must wait for transfer ready messages before sending data, then data integrity is ensured, but overall transfer throughput decreases

Engineering Contradiction:
Improvedata transfer throughputVSAvoidwaiting time for transfer ready message
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent enables continuous data transfer by allowing the initiator to send data immediately upon receiving transfer ready messages through the asynchronous write control Exchange, without interrupting the data flow to wait for Sequence Initiative transfers. This continuity eliminates idle waiting periods and maximizes throughput.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The patent changes the timing parameter of transfer ready message delivery by moving it from a synchronous post-data-transfer notification to an asynchronous pre-data-transfer notification. This parameter change allows the initiator to adjust its data sending timing based on actual buffer availability, improving overall transfer efficiency.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS9195626B2Reducing write I/O latency using asynchronous Fibre Channel exchange
Publication Date: 2015.11.24 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD
  • US9195626B2 patent drawing
  • US9195626B2 patent drawing
  • US9195626B2 patent drawing

AI summary

A FCP initiator sends a FCP write command to a FCP target within a second FC Exchange, and the target sends one or more FC write control IUs to the initiator within a first FC Exchange to request a transfer of data associated with the write command. The first and second FC exchanges are distinct from one another. A payload of each write control IU includes an OX_ID value with which the initiator originated the second Exchange and a RX_ID value assigned by the FCP target for the second exchange. The two Exchanges yield a full-duplex communication environment between the initiator and target that enables the reduction or elimination of latencies incurred in a conventional FCP write I/O operation due to the half-duplex nature of a single FC Exchange. The write control IU may be an enhanced FCP_XFER_RDY IU or a new FC IU previously undefined by the FCP standard.