Atomic Clock and Voltage Scaling for Low-Latency Mode Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuits face challenges in switching between frequency-voltage modes with high latency, leading to impaired performance and increased power consumption during transitions between high-power and low-power modes.

Innovation Solution

The implementation of a resource power manager module that controls a power management integrated circuit (PMIC), phase-locked loops (PLLs), and clock dividers, enabling concurrent control of multiple clock divider modules to switch between frequency-voltage modes as an atomic operation, reducing latency and improving system performance and power efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If sequential control of clock divider modules is used, then individual modules can be switched between frequency-voltage modes, but the transition latency increases and system performance deteriorates

Engineering Contradiction:
Improvemode transition latencyVSAvoidsystem performance
Core Design Contradiction:
Loss of timeVSProductivity

Solution Approach 1:

The patent merges the control of multiple clock divider modules into a single atomic operation controlled by the resource power manager. Instead of sequentially switching each module individually, the controller simultaneously updates all clock divider modules with the new frequency-voltage mode parameters, reducing transition latency and maintaining system performance.

Inventive Principle:
Principle #5Merging (Combining)

2Speed

If concurrent control of multiple clock divider modules is implemented, then mode transition latency is reduced, but the control logic complexity increases

Engineering Contradiction:
Improvemode switching speedVSAvoidcontrol logic complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The resource power manager is designed as a universal controller that can simultaneously manage multiple clock divider modules and power management functions. This multi-functional controller consolidates the complexity into a single dedicated unit, allowing concurrent control of multiple modules without proportionally increasing overall system complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Reliability

If atomic operation for mode switching is implemented, then partial mode changes are eliminated, but the control mechanism becomes more complex

Engineering Contradiction:
Improvemode switching reliabilityVSAvoidcontrol mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The resource power manager prepares and issues all necessary control signals for the frequency-voltage mode transition in advance, before the actual switching occurs. By pre-coordinating the control signals for all clock divider modules, the system ensures atomic mode switching without requiring complex interlocking mechanisms during the transition itself.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9678556B2Dynamic clock and voltage scaling with low-latency switching
Publication Date: 2017.06.13 QUALCOMM INC
  • US9678556B2 patent drawing
  • US9678556B2 patent drawing
  • US9678556B2 patent drawing

AI summary

Systems and methods for dynamic clock and voltage scaling can switch integrated circuits between frequency-voltage modes with low latency. These systems include a resource power manager that can control a power management integrated circuit (PMIC), phase locked loops (PLLs), and clock dividers. The resource power manager controls transitions between frequency-voltage modes. The systems and methods provide dynamic clock and voltage scaling where the transitions between frequency-voltage modes are an atomic operation. Additionally, the resource power manager can control many modules, for example, clock dividers, in parallel. The invention can, due to lower latency between frequency-voltage modes, can provide improved system performance and reduced system power.