Auto-Zeroing Receiver with Capacitive Half-Cells for Low-Power DFE
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory module receivers consume high power due to wide input common mode, low-mismatch, low-noise, and high-bandwidth requirements, leading to tradeoffs between headroom, gain, bandwidth, and power, and require high-power CTLE and VGA prior to the DFE function, with direct sampling approaches causing phase mismatch between data and clock paths.
Innovation Solution
A lower power auto-zeroing receiver incorporating CTLE, VGA, and DFE is implemented using capacitive coupling between half-cells to prevent signal mismatches, provide a rail-to-rail common-mode input range, and enable calibration, reducing power consumption and eliminating the need for trim circuitry.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional CML signal paths are used to achieve receiver functionality, then wide input common mode, low-mismatch, low-noise, and high-bandwidth requirements are met, but power consumption is high
Solution Approach 1:
The patent replaces conventional current-mode logic (CML) circuitry with charge-based summation nodes and current-steering DFE circuits. This substitution fundamentally changes the operating mechanism from current-mode to charge-mode operation, enabling auto-zeroing functionality that reduces power consumption while maintaining wide input common mode range and high bandwidth requirements
Solution Approach 2:
The auto-zeroing receiver incorporates self-calibration capability through calibration circuits that automatically adjust for mismatches and offsets during idle periods. This self-service mechanism eliminates the need for external trim circuitry and reduces continuous power consumption by dynamically compensating for drift and mismatches without requiring high-power CML stages
2Manufacturing precision
If high-power CTLE and VGA are used prior to DFE function, then signal equalization and gain control are achieved, but power consumption increases significantly
Solution Approach 1:
The patent merges the functions of CTLE (continuous-time linear equalizer), VGA (variable gain amplifier), and DFE (decision feedback equalizer) into a unified charge-based architecture. By combining these previously separate high-power stages into integrated charge summation nodes with shared calibration mechanisms, the design achieves signal equalization and gain control with significantly reduced power consumption
Solution Approach 2:
The patent changes the fundamental operating parameters from current-mode to charge-mode operation. This parameter change enables the CTLE and VGA functions to be implemented with lower power consumption while maintaining the necessary signal equalization precision and adaptive gain control capabilities through charge-based processing
3Device complexity
If direct sampling approach is used, then data path simplicity is achieved, but phase mismatch between data and clock paths occurs
Solution Approach 1:
The patent implements feedback mechanisms through auto-zeroing circuits that continuously monitor and correct phase mismatches between data and clock paths. The calibration circuits use feedback from the sampled signals to adjust timing alignment, eliminating phase errors that would otherwise accumulate in direct sampling approaches while maintaining data path simplicity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution reduces power consumption by approximately 4 to 5 times for similar bandwidth compared to CML implementations, achieves fast idle-to-active transitions, and eliminates the need for trim, allowing for smaller device sizes and scalable designs.
Implementation Method 1
The first half-cell and the second half-cell may implement a capacitive coupling. The capacitive coupling may provide a rail-to-rail common-mode input range.
Data Source
AI summary
An apparatus includes a first half-cell, a second half cell and a multiplexer. The first half-cell may comprise a first input stage configured to present a first input signal to a first auto-zero stage. The second half-cell may comprise a second input stage configured to present a second input signal to a second auto-zero stage. The multiplexer may receive a first output from the first auto-zero stage, receive a second output from the second auto-zero stage and present one of the first output and the second output. The first half-cell and the second half-cell may implement a capacitive coupling. The capacitive coupling may provide a rail-to-rail common-mode input range. The first half-cell and the second half-cell may prevent a mismatch between data signals and clock signals. The first half-cell and the second half-cell may each be configured to implement a calibration when idle.