Automated IC Testing Module Using Pogo Pins
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current integrated circuit testing methods are inefficient and prone to human error, as they require manual testing of numerous pin combinations for open and short circuits, and existing automated systems introduce additional inductances and capacitances due to lengthy cables.
Innovation Solution
An automated integrated circuit testing system using a module with pogo pins that can selectively short or open pins to simulate various fault conditions, minimizing cable length and enabling rapid, accurate testing through a controlled testing apparatus with a test controller and pin controller.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If manual testing of pin combinations is performed, then testing accuracy can be maintained, but testing time and productivity are severely reduced
Solution Approach 1:
The patent replaces manual mechanical testing operations with an automated electronic testing system. The system uses electronic switches (transistors or relays) controlled by a processor to automatically open or short circuit pins, eliminating the need for manual intervention while maintaining testing accuracy through precise electronic control.
Solution Approach 2:
The testing system performs self-testing through automated control. The processor automatically controls the electronic switches to create various pin configurations, applies test signals, and records results without requiring external manual operation, thereby significantly improving productivity while maintaining accuracy.
2Productivity
If electronic testing with relays or transistors is implemented, then productivity is improved, but additional inductances and capacitances are introduced affecting measurement precision
Solution Approach 1:
The patent minimizes the impact of parasitic inductances and capacitances by optimizing the electronic switching circuit design. The electronic switches are positioned and configured to reduce stray inductance and capacitance effects, and the test signal parameters are adjusted to account for these minimal parasitic elements, thereby maintaining measurement precision while achieving automation.
3Reliability
If numerous pin combinations are tested manually, then comprehensive fault coverage is achieved, but device complexity and ease of operation are reduced
Solution Approach 1:
The patent replaces complex manual testing procedures with automated electronic control. The processor systematically manages the testing of numerous pin combinations by automatically controlling electronic switches, eliminating the complexity of manual operation while achieving comprehensive fault coverage through exhaustive automated testing sequences.
Solution Approach 2:
The testing system is designed with universal applicability to test various pin configurations and fault conditions through a single automated platform. The electronic switches and control system can be programmed to handle different testing scenarios, making the system versatile and reducing overall testing complexity across multiple test cases.
4Ease of operation
If lengthy cables are used in electronic testing, then ease of connection is improved, but inductance and capacitance increase reducing measurement precision
Solution Approach 1:
The patent addresses cable-related parasitic effects by minimizing cable length and optimizing cable routing in the test fixture design. The connection cables are kept as short as possible while maintaining ease of connection, and their electrical characteristics are compensated for in the test signal generation and analysis, thereby reducing inductance and capacitance effects while preserving operational ease.
Data Source
AI summary
Open and short systems and methods for testing integrated circuits are disclosed. An example implementation includes engaging an integrated circuit testing module with an integrated circuit testing apparatus, the integrated circuit testing module for receiving an integrated circuit, a first set of contact points, and a second set of contact points; engaging a first probe onto at least one of the contact points of the first set of contact points, controllably engaging at least one of a second probe onto at least one contact pair of the integrated circuit testing module, and providing an electrical stimulus to the integrated circuit testing module.