Autonomous Driving Chip With Mesh-Ring Bus Data Partitioning
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional dual-chip redundancy designs for autonomous driving in transportation vehicles are costly and resource-intensive, while also facing challenges with data transmission delays and bandwidth limitations.
Innovation Solution
A chip design that utilizes two different types of buses (e.g., a mesh bus for perception data and a ring bus for decision data) to transmit data, allowing for efficient data transmission and reduced resource consumption, while also incorporating auxiliary data verification to enhance safety.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a dual-chip redundancy design is used to improve safety specifications, then safety performance is improved, but cost and resource consumption increase significantly
Solution Approach 1:
The patent merges the functions of two separate chips into a single integrated chip. The processor includes both a first processing unit for perception data and a second processing unit for decision data, along with multiple buses (first mesh bus, second ring bus, third mesh bus) integrated within one chip structure. This consolidation achieves the safety redundancy function while reducing overall device complexity and resource consumption compared to using two separate physical chips.
Solution Approach 2:
The single processor is designed with multi-functional capabilities, incorporating multiple processing units that can handle different types of data (perception and decision data) and multiple bus interfaces (mesh bus and ring bus). This universal design allows one chip to perform the functions previously requiring two separate chips, thereby improving safety performance without proportionally increasing resource consumption.
2Device complexity
If a single chip is used instead of dual-chip design, then cost and resource consumption are reduced, but safety performance may be compromised
Solution Approach 1:
The processor is segmented into multiple functional units within a single chip: a first processing unit for handling perception data and a second processing unit for handling decision data. Additionally, multiple buses are segmented and dedicated to specific data types (perception data on mesh bus, decision data on ring bus). This internal segmentation maintains functional independence and safety redundancy while using a single physical chip, thus preserving safety performance without requiring two separate chips.
Solution Approach 2:
The patent introduces multiple buses as intermediary channels between different processing units and memory components. The first mesh bus transmits perception data, the second ring bus transmits decision data, and the third mesh bus provides auxiliary transmission. These intermediary buses ensure data integrity and transmission reliability, compensating for the reduced physical redundancy of using a single chip while maintaining high safety performance.
3Speed
If perception data is transmitted through a mesh bus, then data transmission speed and bandwidth are improved, but system complexity increases
Solution Approach 1:
The patent applies different bus architectures to different data transmission needs within the same system. The mesh bus is specifically used for perception data transmission where high speed and bandwidth are critical, while the ring bus is used for decision data transmission where reliability and real-time performance are prioritized. This localized optimization allows the system to achieve high data transmission speed where needed without unnecessarily increasing system complexity across the entire architecture.
4Reliability
If decision data is transmitted through a ring bus, then transmission reliability and real-time performance are improved, but data bandwidth is limited
Solution Approach 1:
The ring bus is specifically deployed for decision data transmission where reliability and real-time performance are the primary requirements, accepting the bandwidth limitation as a trade-off. Meanwhile, the mesh bus handles perception data with higher bandwidth requirements. This localized application of different bus types optimizes the overall system performance by matching each bus type's strengths to the specific data transmission requirements.
Data Source
AI summary
This disclosure relates to a chip, an electronic device, a transportation vehicle, and a method for generating a control signal. The chip includes a mesh bus and a ring bus. The mesh bus is coupled to each sensor to receive and transmit perception data. The ring bus is coupled to a processor and the mesh bus. The processor receives different types of perception data from different sensors such as a camera and a lidar, and fuses the data to generate a control signal for controlling an execution apparatus.