Auxiliary Layer Absorbs Reflected Light in Transistor Display Panel

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In transistor display panels, light reflection between electrodes can degrade transistor characteristics, affecting reliability, especially when light from a backlight is incident on the lower portion of the panel.

Innovation Solution

The use of auxiliary layers made of amorphous silicon, positioned between the edges of the gate electrode and the drain/source electrodes, absorbs reflected light, preventing it from irradiating the semiconductor layer and thereby reducing changes in transistor characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Illumination intensity

If light is incident on the lower portion of the transistor display panel, then the display function is enabled, but light reflection between electrodes degrades transistor characteristics

Engineering Contradiction:
Improvelight incident on panelVSAvoidtransistor characteristics
Core Design Contradiction:
Illumination intensityVSReliability

Solution Approach 1:

An auxiliary layer made of amorphous silicon is introduced as an intermediary component between the gate electrode and the semiconductor layer. This auxiliary layer absorbs reflected light from the gate electrode, preventing it from reaching the semiconductor layer and causing threshold voltage shifts. The auxiliary layer acts as a mediator that blocks the harmful light path while allowing the display function to operate normally.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the auxiliary layer is positioned to overlap the gate electrode edge, then light absorption is improved, but device complexity increases

Engineering Contradiction:
Improvethreshold voltage stabilityVSAvoidlayer structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The auxiliary layer is not uniformly distributed across the entire device but is locally positioned only where needed - specifically overlapping the edge of the gate electrode in the planar direction. This localized placement targets the specific region where light reflection causes problems (near the gate electrode edge) while minimizing the overall addition to device complexity. The auxiliary layer's width and position are optimized to cover only the critical area.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration significantly reduces the change in threshold voltage of transistors, enhancing the reliability of the transistor display panel by minimizing the impact of incident light on the semiconductor layer.

Implementation Method 1

The use of auxiliary layers made of amorphous silicon, positioned between the edges of the gate electrode and the drain/source electrodes, absorbs reflected light

Methodology Applied
Scientific EffectLight absorption: Absorption (EM radiation)

Data Source

PatentUS11552108B2Transistor display panel having an auxiliary layer overlapping portions of source and gate electrodes
Publication Date: 2023.01.10 SAMSUNG DISPLAY CO LTD
  • US11552108B2 patent drawing
  • US11552108B2 patent drawing
  • US11552108B2 patent drawing

AI summary

A transistor display panel including a substrate, a gate line disposed on the substrate and extending in a first direction, a gate electrode protruding from the gate line, a gate insulating layer disposed on the gate line and the gate electrode, a semiconductor layer and an auxiliary layer disposed on the gate insulating layer and spaced apart from each other, a data line disposed on the gate insulating layer and extending in a second direction which is a direction crossing the gate line, a drain electrode disposed on the gate insulating layer and the semiconductor layer and spaced apart from the data line, and a pixel electrode connected to the drain electrode, in which the auxiliary layer overlaps an edge of the gate electrode in a plan view.