Auxiliary Processor Remapping Device for Low Latency Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The use of interrupts in electronic systems with auxiliary processors slows down operating speed due to the need for data copying from buffers to registers, which increases communication latency and reduces system performance.

Innovation Solution

Incorporating a remapping device within the auxiliary processor that receives data through DMA and processes logic to remap position information based on operating status, allowing for direct storage and retrieval of data without the need for interrupts, thereby minimizing communication with the central processing unit and reducing latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If data is copied from buffers to registers using interrupts for communication between CPU and auxiliary processor, then data transfer can be achieved, but operating speed decreases and communication latency increases

Engineering Contradiction:
Improveoperating speedVSAvoidcommunication latency
Core Design Contradiction:
SpeedVSLoss of time

Solution Approach 1:

The patent segments the data storage architecture into direct memory access (DMA) buffers and processor registers, with the remapping device managing position information between them. This segmentation allows data to be transferred directly between DMA and registers without requiring intermediate buffer copying or interrupt handling, thereby improving operating speed and reducing communication latency.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The remapping device acts as an intermediary component that manages position information mapping between DMA buffers and processor registers. By maintaining and updating position information in the remapping device, the system enables direct data access between DMA and registers without requiring CPU interrupts or software intervention, thus eliminating communication latency while preserving data transfer capability.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If interrupts are used for data transfer between CPU and auxiliary processor, then data communication can be maintained, but system performance decreases

Engineering Contradiction:
Improvesystem performanceVSAvoidcommunication mechanism complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent extracts the interrupt handling mechanism from the data transfer process. By using the remapping device to manage position information independently, the system removes the need for interrupts to coordinate data transfer between DMA and registers. This extraction eliminates the performance overhead and complexity associated with interrupt handling while maintaining data communication functionality.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The remapping device performs self-service by autonomously managing position information mapping between DMA buffers and registers. It updates position information based on data transfer operations without requiring CPU intervention or interrupt processing. This self-service mechanism simplifies the communication architecture and improves system performance by eliminating the need for complex interrupt-based coordination.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS12147364B2Auxiliary processor and electronic system comprising the same
Publication Date: 2024.11.19 SAMSUNG ELECTRONICS CO LTD
  • US12147364B2 patent drawing
  • US12147364B2 patent drawing
  • US12147364B2 patent drawing

AI summary

An electronic system includes an auxiliary processor. The auxiliary processor includes a remapping device which receives data through a direct memory access (DMA, a register unit which stores the data, and processing logic which transmits operating status information to the remapping device. The remapping device remaps position information in which the data is stored in the register unit on the basis of the operating status information.