Average Current Mode Control Architecture for Buck Converters

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing DC-DC converters experience slow response times during line and load transients due to the use of amplifiers in control loop schemes, which limits their dynamic performance.

Innovation Solution

A new average current mode control scheme for DC-DC converters that eliminates the need for an error amplifier, maintaining a constant switching frequency and providing fast response times by making the ON time inversely proportional to the input voltage and directly proportional to the output voltage, using only an average current mode comparator and a pulse width doubler.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If amplifiers are used in the control loop for DC-DC converters, then the control loop can regulate the current and voltage, but the response time during line and load transients becomes slow due to the compensation capacitor taking finite time to change voltage

Engineering Contradiction:
Improvecontrol loop regulationVSAvoidresponse time during transients
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The patent extracts and removes the error amplifier from the control loop, replacing it with a direct voltage comparison mechanism. The control voltage is directly compared with the output voltage without passing through an amplifier with compensation capacitor, eliminating the bottleneck that limited the response speed during transients while maintaining the essential regulation function.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

Instead of using an amplifier to amplify the error signal and then filtering it through a compensation capacitor, the patent inverts the approach by directly comparing voltages and using the comparison result to control the switching duty cycle. This inversion of the control signal path eliminates the inherent delay caused by the RC time constant of the compensation capacitor.

Inventive Principle:
Principle #13The other way round (Inversion)

2Speed

If a new average current mode control scheme without error amplifier is used, then the response time becomes ultra-fast, but the device complexity changes by removing amplifiers and using only comparator and pulse width doubler

Engineering Contradiction:
Improveresponse timeVSAvoidcontrol circuit structure
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent removes the error amplifier and compensation capacitor from the control circuit, simplifying the structure. The essential regulation function is maintained through direct voltage comparison and average current mode control, achieving ultra-fast response while reducing device complexity by eliminating unnecessary components.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent changes the control parameter from amplified error voltage to direct voltage comparison result. By using the comparator to directly compare control voltage with output voltage and using average current mode control, the system achieves faster response with simpler circuitry, transforming the control mechanism from analog amplification to digital-like comparison.

Inventive Principle:
Principle #35Parameter changes

3Measurement precision

If the ON time is made inversely proportional to input voltage and directly proportional to output voltage using multiplier, then the control accuracy improves, but the device complexity increases due to the multiplier component

Engineering Contradiction:
Improvecontrol accuracyVSAvoidmultiplier component
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent makes the control voltage universally applicable by directly comparing it with the output voltage across different input voltage conditions. The control voltage is designed to inherently account for input voltage variations, allowing the same comparator circuit to maintain high accuracy across different operating conditions without requiring separate multiplier circuits for each condition.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS10903745B1Average current mode control architecture
Publication Date: 2021.01.26 MAXIM INTEGRATED PROD INC
  • US10903745B1 patent drawing
  • US10903745B1 patent drawing
  • US10903745B1 patent drawing

AI summary

A new architecture for buck LED drivers and buck DC-DC converters is disclosed for providing response to both line and loads. The architecture uses a new average current mode control scheme that does not use an error amplifier to regulate the current in the inductor in the buck converter. Even though there is no oscillator the switching frequency remains constant over line and load. The architecture provides a low cost solution with very fast response times.