Mapping AXI Channels to Packet Virtual Channels

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing high-speed, point-to-point interface channels, such as AXI, face challenges in independent data transfer due to flow control, leading to blocking issues when one channel is stalled, which affects the entire communication process.

Innovation Solution

Mapping AXI channels to packet virtual channels allows for independent flow control, enabling any AXI channel to be processed without blocking due to another channel's stall, by converting data into a packet format and using virtual channels for transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If AXI channels are used for high-speed point-to-point communication, then communication speed is improved, but flow control blocking occurs when one channel is stalled affecting the entire communication process

Engineering Contradiction:
Improvecommunication speedVSAvoidflow control blocking
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent segments the communication channels by mapping each AXI channel (read address, read data, write address, write data, write response) to separate packet virtual channels. This segmentation allows independent flow control for each channel type, preventing blocking propagation across the entire communication system while maintaining high-speed transfer capabilities.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If packet virtual channels are used for independent flow control, then channel independence is improved, but device complexity increases due to mapping requirements

Engineering Contradiction:
Improvechannel independenceVSAvoidmapping complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements a universal mapping mechanism that handles multiple AXI channel types through a common packet virtual channel interface. The mapping logic provides independent flow control for each channel while using a standardized packet format, reducing the need for channel-specific handling complexity and enabling adaptable communication patterns.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Adaptability or versatility

If AXI devices are connected to packetized networks, then network adaptability is improved, but internal modification of AXI devices is required

Engineering Contradiction:
Improvenetwork adaptabilityVSAvoiddevice modification
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent introduces an intermediary mapping layer that translates between AXI channel protocols and packet virtual channel protocols. This intermediary component enables AXI devices to connect to packetized networks without internal modification, as the mapping handles protocol conversion externally while maintaining the original AXI device architecture intact.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS11954055B2Mapping high-speed, point-to-point interface channels to packet virtual channels
Publication Date: 2024.04.09 MICRON TECHNOLOGY INC
  • US11954055B2 patent drawing
  • US11954055B2 patent drawing
  • US11954055B2 patent drawing

AI summary

Implementations of the present disclosure are directed to systems and methods for mapping point-to-point channels to packet virtual channels. A chip with an point-to-point interface converts point-to-point data to a packet format. The point-to-point channels are mapped to virtual channels of the packet transmission protocol. Information from multiple point-to-point channels may be combined in a single packet. Among the benefits of implementations of the present disclosure is that point-to-point devices may be connected to a packetized network without losing the benefits of separate channels for different types of communication. This allows existing point-to-point devices to communicate using a packetized network without internal modification or performance degradation.