Back Annotating Parasitic Models in Electronic Designs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional approaches for back annotating and visualizing parasitic models in electronic designs are inadequate, particularly for complex models like s-parameter and SPICE sub-circuit models, as they complicate schematics, lose readability, and fail to account for layout parasitics accurately, especially in RF and mixed-signal designs.

Innovation Solution

A method and system for back annotating and visualizing parasitic models by identifying ports and models in different design fabrics, automatically annotating and connecting them, and extracting parasitic information to maintain schematic readability and accuracy, including support for complex models like s-parameter and SPICE sub-circuit models.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If conventional extraction techniques are used to extract IC-layout parasitics as RC values, then the extraction process is simple, but the accuracy is insufficient for package-layout geometries that are two-and-a-half-dimensional or three-dimensional

Engineering Contradiction:
Improveparasitic extraction accuracyVSAvoidmodel complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent changes the parameter representation from simple RC values to complex macro-models including s-parameter models, SPICE sub-circuit models, and IBIS models that capture frequency-dependent behavior and complex coupling effects in three-dimensional package layouts

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent segments the parasitic extraction into different model types (s-parameter models for RF, SPICE sub-circuit models for analog, IBIS models for digital) and applies appropriate models to different parts of the design based on their specific requirements

Inventive Principle:
Principle #1Segmentation

2Reliability

If complex macro-models are inserted into schematics for parasitic aware circuit simulations, then simulation accuracy improves, but the schematic becomes overly complicated and loses readability

Engineering Contradiction:
Improvesimulation accuracyVSAvoidschematic complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces an intermediary layer of automated tools and interfaces that mediate between the complex macro-model extraction process and the schematic representation, allowing accurate models to be inserted without manual intervention and maintaining schematic readability

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent creates a simplified representation or copy of the complex parasitic model that can be inserted into the schematic without reproducing all the complex underlying geometry and calculation details, maintaining readability while preserving accuracy

Inventive Principle:
Principle #26Copying

3Reliability

If manual processes are used for macro-model insertion, then control over the process is high, but productivity is low and the process is time-consuming

Engineering Contradiction:
Improveprocess controlVSAvoidmodel insertion speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements automated macro-model insertion where the system performs the insertion process itself without requiring manual user intervention, significantly improving productivity while maintaining reliable control through automated verification

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The patent incorporates feedback mechanisms that automatically verify the inserted models and provide corrections or warnings, ensuring reliable insertion while maintaining high speed through automated verification loops

Inventive Principle:
Principle #23Feedback

4Ease of operation

If conventional approaches are used, then the process is simple, but users cannot selectively probe inserted complex models or perform quick what-if analyses

Engineering Contradiction:
Improvemodel probing capabilityVSAvoidmodel association complexity
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The patent makes the model association dynamic and selectable, allowing users to dynamically probe different models and perform what-if analyses by changing model associations without modifying the cell view, transforming a static complex system into a dynamic interactive one

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS9449130B1Methods, systems, and articles of manufacture for back annotating and visualizing parasitic models of electronic designs
Publication Date: 2016.09.20 CADENCE DESIGN SYST INC
  • US9449130B1 patent drawing
  • US9449130B1 patent drawing
  • US9449130B1 patent drawing

AI summary

Various embodiments automatically back annotate an electronic design representation by inserting complex model instances in the representation and interconnecting the model instances with one or more interconnect models. Identifications of ports in a first representation may be associated or updated with identifications of corresponding ports in a second representation. Annotating the first representation may also include associating or stitching parasitic information from the second representation with or in the first representation. A model is used to represent a vectored net by splitting a vectored net with a vectored net identification into multiple scalared net segments each having its own scalared net identification. Some aspects automatically generate a display for visualizing results of annotating an electronic design with complex models. Some of these aspects may further include parasitic information and analysis results in the display.