Backplane Substrate Multi-Layer Storage Capacitor High-Resolution OLED

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-resolution organic light emitting diode (OLED) displays face challenges in achieving sufficient storage capacitance with small sub-pixels, leading to difficulties in realistic gradation expression due to the restricted size of individual pixels.

Innovation Solution

A backplane substrate design that includes a substrate with intersecting scan and data lines, storage capacitors with overlapping electrodes, and thin film transistors, which maximizes storage capacitance by occupying a significant portion of the storage capacitor region and allows for parallel disposition of storage capacitors, ensuring sufficient holding characteristics.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the size of individual pixels is decreased to achieve high resolution, then the resolution is improved, but the storage capacitance becomes insufficient

Engineering Contradiction:
ImproveresolutionVSAvoidstorage capacitance
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The storage capacitor electrodes are arranged in multiple stacked layers (first, second, third, and fourth electrodes at different levels) rather than a single plane. This vertical stacking in the third dimension allows sufficient capacitance to be achieved within the limited horizontal area of small high-resolution sub-pixels.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The storage capacitor structure employs nested overlapping electrodes where the second storage electrode overlaps the first, and the fourth storage electrode overlaps the third, creating a compact multi-layer capacitor configuration that maximizes capacitance density in the limited sub-pixel area.

Inventive Principle:
Principle #7Nested doll (Nesting)

2Adaptability or versatility

If multiple transistors and capacitors are included in each small-sized sub-pixel to enable gradation expression, then the gradation capability is improved, but the device becomes difficult to implement with sufficient holding characteristics

Engineering Contradiction:
Improvegradation expression capabilityVSAvoidholding characteristics
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The storage capacitor uses a multi-layer vertical stacking arrangement where electrodes are positioned at different heights (first and second electrodes in one layer, third and fourth electrodes in another layer). This dimensional approach allows sufficient capacitance for holding characteristics to be achieved without increasing the horizontal footprint, enabling small sub-pixels to maintain both gradation capability and stable charge storage.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS10084030B2Backplane substrate and organic light emitting diode display using the same
Publication Date: 2018.09.25 LG DISPLAY CO LTD
  • US10084030B2 patent drawing
  • US10084030B2 patent drawing
  • US10084030B2 patent drawing

AI summary

Disclosed are a backplane substrate which secures sufficient storage capacitance even when using small sub-pixels in a structure having very high resolution, and an organic light emitting diode display using the same. The backplane substrate includes storage capacitors including a first storage electrode, a second storage electrode partially overlapping the first storage electrode, a second storage connection electrode overlapping the first and second storage electrodes and connected to the second storage electrode at a first node, and a first storage connection electrode overlapping the second storage connection electrode and connected to the first storage electrode at a second node at which the first and second storage electrodes do not overlap each other, in a storage capacitor region defined by intersecting a scan line, a first voltage line and a data line at each sub-pixel.