Backside Metal Plate Capacitor via TSVs
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for forming 3D-ICs using through-substrate vias (TSVs) do not effectively utilize the backside of semiconductor substrates for capacitor formation, leading to inefficiencies in electrical connection and potential current leakage.
Innovation Solution
A method and structure that utilize both sides of a semiconductor substrate, where one side forms device layers and the other side has metal plates connected by TSVs to form capacitors on the backside, allowing for efficient use of space and direct connection to device components, minimizing current leakage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If conventional TSV methods are used for 3D-IC formation, then electrical connection is achieved, but the backside of the substrate is not utilized for capacitor formation, leading to space inefficiency and potential current leakage
Solution Approach 1:
The invention transitions from single-sided substrate utilization to dual-sided utilization by forming capacitors on the backside of the substrate. This dimensional change allows capacitors to be formed in the opposite orientation, effectively doubling the usable space and eliminating the need for current to traverse the entire substrate thickness, thereby reducing current leakage paths.
Solution Approach 2:
The substrate is divided into two functional sides: the front side for device layers and TSV formation, and the back side for capacitor formation. This segmentation allows each side to be optimized independently, with capacitors formed in isolated regions on the backside that do not interfere with front-side devices, thus preventing current leakage while maximizing space utilization.
2Productivity
If capacitors are formed on the front side with device layers, then direct connection is achieved, but space for large-scale solutions is limited
Solution Approach 1:
By moving capacitor formation to the backside of the substrate, the invention adds a new dimensional space for capacitor placement. This allows for higher capacitor density without increasing the complexity of the front-side device architecture, as capacitors are formed in a separate, dedicated region on the opposite side of the substrate.
3Productivity
If thin chips are used for high density integration, then 3D-IC stacking is enabled, but capacitor formation space is reduced
Solution Approach 1:
The invention resolves the space constraint imposed by thin chip dimensions by utilizing the backside of the substrate for capacitor formation. This effectively doubles the available area for capacitors without increasing the chip thickness, thereby maintaining high integration density while providing sufficient space for capacitor formation in 3D-IC stacking applications.
Data Source
AI summary
Structure and method for a backside capacitor using through-substrate vias (TSVs) and backside metal plates. The structure includes: a substrate, a device layer over the substrate, a first plurality of metal layers connected to the device layer, where the device layer and the first plurality of metal layers are disposed on a first side of the substrate, and a second plurality of metal layers disposed on a second side of the substrate opposite the first side, where the second plurality of metal layers form at least one capacitor and where a plurality of through-substrate vias (TSVs) extend between the first plurality of metal layers and the second plurality of metal layers.