Backside Metal Structure for Low-Stress Thin Semiconductor Wafers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing back side metal stack in semiconductor devices, particularly in thin wafers, induces high bending and thermal stress, leading to handling issues and reduced production yield, and current solutions fail to adequately manage stress and efficiency.
Innovation Solution
A two-layer back side metal structure is implemented, where a nickel-vanadium layer forms a silicide region with the substrate during deposition, providing mechanical strength and electrical contact, and a silver layer offers oxidation protection, reducing thermal stress and increasing thickness without compromising electrical performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a traditional multi-layer back side metal stack is used to ensure good electrical contact and mechanical strength, then electrical performance is improved, but wafer bending and thermal stress increase significantly
Solution Approach 1:
The invention changes the material parameters by replacing the traditional multi-layer metal stack (Al/Ti/NiV/Ag) with a simplified two-layer structure (NiV/Ag). This parameter change in material composition and layer configuration reduces the overall stress on the wafer while maintaining electrical contact quality, directly resolving the contradiction between reliability and stress.
Solution Approach 2:
The invention uses composite material strategy by forming an intermetallic compound layer (NiSi2) at the interface between the NiV layer and silicon substrate. This intermetallic compound acts as a stress-buffering composite structure that maintains good electrical contact while reducing thermal stress and preventing wafer bending, thus resolving the technical contradiction.
2Length of moving object
If the wafer thickness is reduced to meet application requirements, then device miniaturization is achieved, but the wafer becomes more susceptible to bending and stress
Solution Approach 1:
The invention changes the metallization layer configuration from traditional multi-layer to simplified two-layer (NiV/Ag), which reduces the overall stack stress on the thin wafer. This parameter change allows the wafer to maintain sufficient mechanical strength even at reduced thickness, resolving the contradiction between miniaturization and structural integrity.
Solution Approach 2:
The invention replaces expensive and complex multi-layer metallization structures with a simpler, more cost-effective two-layer configuration. This simplification reduces manufacturing complexity and cost while providing adequate mechanical support for thin wafers, addressing both the miniaturization requirement and strength maintenance.
3Strength
If the total thickness of the back side metal stack is increased to improve mechanical strength, then structural integrity is improved, but wafer bending increases
Solution Approach 1:
The invention changes the material composition and layer thickness parameters of the back side metallization. By using a two-layer NiV/Ag structure with optimized thicknesses and forming an intermetallic compound layer, the structure achieves sufficient mechanical strength without inducing excessive wafer bending, thus resolving the contradiction between strength and shape.
4Reliability
If high temperature deposition processes are used to form the metal stack, then good electrical contact is achieved, but production efficiency decreases due to extended processing time
Solution Approach 1:
The invention changes the deposition process parameters by using a simplified two-layer metal stack configuration. This reduction in layer complexity decreases the total deposition time and processing steps required, thereby improving production efficiency while maintaining good electrical contact quality through the optimized NiV/Ag structure and intermetallic compound formation.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution significantly reduces wafer deformation, maintains electrical performance, and increases production yield by up to 30% while reducing manufacturing costs, with improved mechanical strength and stress management.
Implementation Method 1
a first metal layer, in contact with the substrate, in this case itself constitutes an active soldering layer and is formed by a deposition (in particular PVD) technique and a deposition process such as to ensure concurrent formation of a silicide region, the silicide being a binary compound formed by atoms of metal and silicon
Implementation Method 2
formed by a deposition (in particular PVD) technique
Data Source
AI summary
Various embodiments provide a vertical-conduction semiconductor device that includes: a silicon substrate having a front face and a rear face; a front-side structure arranged on the front face of the substrate, having at least one current-conduction region at the front face; and a back side metal structure, arranged on the rear face of the substrate, in electrical contact with the substrate and constituted by a stack of metal layers. The back side metal structure is formed by: a first metal layer; a silicide region, interposed between the rear face of the substrate and the first metal layer and in electrical contact with the aforesaid rear face; and a second metal layer arranged on the first metal layer.