Balanced Single-Ended Impedance Control for Stable 50-Ohm Matching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The output impedance of voltage mode logic (VML) drivers in portable wireless devices varies with process, voltage, and temperature changes, leading to impedance mismatch with transmission lines, which results in reflection loss during data transmission.

Innovation Solution

A balanced single-ended output impedance control circuit is implemented, using separate control paths and bias circuits to generate rail voltages that dynamically adjust gate control voltages for top and bottom transistors, ensuring impedance matching to 50 ohms across varying conditions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Stability of the object's composition

If separate control paths with matched transistors are used to dynamically adjust gate control voltages, then impedance matching stability is improved, but device complexity increases

Engineering Contradiction:
Improveimpedance matching stabilityVSAvoiddevice complexity
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The control circuit is segmented into separate control paths for top and bottom transistors, with each path containing matched transistor pairs. This segmentation allows independent optimization of each transistor's gate control voltage to compensate for PVT variations, thereby improving impedance matching stability while managing complexity through modular design

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The circuit dynamically changes the gate control voltage parameters for top and bottom transistors based on detected PVT conditions. By adjusting these voltage parameters in real-time, the circuit compensates for process, voltage, and temperature variations, maintaining stable impedance matching despite environmental changes

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If dynamic adjustment of gate control voltages is implemented, then adaptability to PVT variations is improved, but power consumption increases

Engineering Contradiction:
Improveadaptability to PVT variationsVSAvoidpower consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

The control circuit implements feedback mechanisms that monitor PVT conditions and automatically adjust gate control voltages accordingly. This feedback-based adaptation allows the circuit to respond to process, voltage, and temperature variations without requiring continuous high-power operation, optimizing the balance between adaptability and power consumption

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The circuit transitions from static to dynamic control of gate voltages, enabling real-time adaptation to PVT variations. By making the control voltages dynamic rather than fixed, the circuit achieves improved adaptability while only consuming additional power when adjustments are actually needed, rather than continuously

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8618832B2Balanced single-ended impedance control
Publication Date: 2013.12.31 QUALCOMM INC
  • US8618832B2 patent drawing
  • US8618832B2 patent drawing
  • US8618832B2 patent drawing

AI summary

A balanced single-end impedance control system is disclosed. In a particular embodiment, the circuit includes a first transistor coupled to a first output terminal and a second transistor coupled to a second output terminal. The circuit also includes a third transistor and a fourth transistor, where device characteristics of the third transistor substantially match device characteristics of the first transistor and device characteristics of the fourth transistor substantially match device characteristics of the second transistor. The circuit further includes a first control path and a second control path. The first path is coupled to the third transistor and provides a first rail voltage to control a first gate control voltage of the first transistor. The second control path is coupled to the fourth transistor and provides a second rail voltage to control a second gate control voltage of the second transistor. The impedances of the first and second transistors may be controlled by the first gate control voltage and the second gate control voltage respectively.