Balanced Level Shifter for Wide-Range Timing Accuracy
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Level shift circuits in SoCs face distortion issues due to semiconductor manufacturing variations and power supply noise, leading to timing failures when translating signals between power domains with different voltage levels.
Innovation Solution
A level shift circuit comprising an input buffer, voltage shift circuit, output circuit, and output driver, which generates buffered and delayed signals at different voltage levels to minimize distortion by employing inverting amplifiers and delay circuits, ensuring simultaneous switching and balanced loading.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a level shift circuit translates signals between power domains with different voltage levels, then signal translation between power domains is enabled, but distortion occurs due to semiconductor manufacturing variations and power supply noise
Solution Approach 1:
The level shift circuit is divided into separate input buffer, voltage shift circuit, output circuit, and output driver stages. Each stage handles specific signal transformation tasks independently, allowing precise control over timing and voltage transitions to minimize distortion while enabling translation between different power domains.
Solution Approach 2:
The input buffer generates buffered and delayed versions of the external signal before they enter the voltage shift circuit. This preliminary signal preparation ensures that both signals are ready simultaneously at the appropriate voltage levels, preventing timing failures and reducing distortion caused by manufacturing variations and power supply noise.
Solution Approach 3:
The circuit employs balanced loading techniques where the output circuit generates output driver signals based on both the first internal signal and the delayed second output driver signal. This feedback mechanism ensures simultaneous switching and maintains signal integrity, improving timing accuracy while enabling voltage level translation.
2Quantity of substance
If device geometries are shrunk to increase device density, then higher integration density is achieved, but signal distortion increases due to manufacturing variations
Solution Approach 1:
The voltage shift circuit actively adjusts voltage levels and timing parameters to compensate for manufacturing variations. By dynamically controlling the voltage shift amount and signal delay, the circuit maintains signal integrity even when device geometries are shrunk to increase density, thereby preserving signal quality despite reduced manufacturing precision.
3Use of energy by moving object
If multiple power supply voltages are used for various functional blocks, then power consumption is reduced, but signal translation complexity increases
Solution Approach 1:
The level shift circuit is designed as a universal interface that can translate signals between any two power domains with different voltage levels. The same circuit architecture (input buffer + voltage shift circuit + output circuit + output driver) handles all voltage translation requirements, simplifying the overall system design despite multiple power supply voltages being used to reduce power consumption.
Data Source
AI summary
Embodiments of an apparatus are disclosed that may allow for the translation of signals from one power domain to another with well-balanced rise and fall times over a wide operational range. The apparatus may include an input buffer, a voltage shift circuit, and output circuit, and an output driver. The input buffer may be configured to generate a buffered version and delayed inverted version of an external signal at a first voltage level. The voltage shift circuit may be configured to generate two internal signals at a second voltage level dependent upon the output signals of the input buffer. The output circuit may be configured to generate two output driver signals at the second voltage level dependent upon the output signals of the voltage shift circuit. The output driver circuit may be configured to generate an output signal at the second voltage level dependent on the two output driver signals.