Base Station Power Reduction via Dynamic Memory Bank Management

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The significant increase in power consumption by base stations in 5G wireless networks due to higher signal frequencies and the need for more base stations leads to inefficiencies and higher operational costs.

Innovation Solution

Implementing a virtual radio access network (RAN) and/or open radio access network (ORAN) architecture, where higher layer stacks are processed on a cloud server and physical layer processing is offloaded to hardware components like PCI cards. Additionally, managing power consumption by partitioning shared memory into multiple banks that can be clocked off when not in use, and transitioning processors into lower power modes during idle periods.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If base stations use higher signal frequencies for 5G wireless communication, then communication speed and capacity are improved, but power consumption increases substantially

Engineering Contradiction:
Improvecommunication speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent applies dynamics by making the memory bank configuration adaptive rather than static. The system dynamically adjusts the number and configuration of memory banks based on real-time network traffic conditions, allowing the base station to optimize power consumption while maintaining communication performance. When traffic is low, fewer memory banks are activated; when traffic is high, more banks are brought online.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of memory bank configuration (number of active banks, clocking status) based on network conditions. By varying these parameters dynamically, the system can reduce power consumption during low-traffic periods while ensuring sufficient processing capacity during high-traffic periods, thus resolving the contradiction between communication performance and energy usage.

Inventive Principle:
Principle #35Parameter changes

2Area of stationary object

If the number of base stations is increased to provide sufficient coverage at higher frequencies, then network coverage is improved, but total power consumption increases

Engineering Contradiction:
Improvenetwork coverageVSAvoidtotal power consumption
Core Design Contradiction:
Area of stationary objectVSUse of energy by stationary object

Solution Approach 1:

The patent segments the memory system into multiple independent memory banks that can be individually controlled. This segmentation allows different portions of the memory system to be activated or deactivated based on specific network conditions, enabling finer-grained power management across the base station infrastructure and reducing total power consumption while maintaining coverage.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The system dynamically adjusts memory bank activation based on real-time traffic conditions, allowing base stations to adapt their power consumption to actual network demands. This dynamic behavior enables coverage to be maintained while minimizing energy waste during periods of low utilization.

Inventive Principle:
Principle #15Dynamics

3Speed

If shared memory is allocated for all slots in advance, then processing speed is improved, but power consumption increases during idle periods

Engineering Contradiction:
Improveprocessing speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic memory bank management where the configuration of memory banks changes based on network traffic conditions. During high-traffic periods, more memory banks are activated to maintain processing speed; during low-traffic periods, fewer banks remain active to reduce power consumption, thus resolving the contradiction between speed and energy usage.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system periodically evaluates network traffic conditions and adjusts memory bank configuration accordingly. This periodic adaptation allows the system to maintain high processing speed when needed while reducing power consumption during idle periods, creating a rhythm of activation and deactivation that balances performance and energy efficiency.

Inventive Principle:
Principle #19Periodic action

4Productivity

If processors remain in high power mode continuously, then processing capability is maintained, but operational costs increase

Engineering Contradiction:
Improveprocessing capabilityVSAvoidoperational cost
Core Design Contradiction:
ProductivityVSUse of energy by stationary object

Solution Approach 1:

The patent makes processor power mode dynamic rather than static. Processors transition between high and low power modes based on actual processing demands and network traffic conditions. This dynamic power management maintains high processing capability when needed while significantly reducing operational costs during periods of low utilization.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the power mode parameter of processors based on network conditions. By varying this parameter dynamically, the system can maintain processing capability when required while minimizing energy consumption and operational costs during idle periods, thus resolving the contradiction between productivity and operational cost.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS20250203596A1Power reduction in processing physical layer of a wireless system
Publication Date: 2025.06.19 MARVELL ASIA PTE LTD
  • US20250203596A1 patent drawing
  • US20250203596A1 patent drawing
  • US20250203596A1 patent drawing

AI summary

A system includes a controller that receives a data for a slot and processes the data in a first power mode and assign jobs associated with the data to one or more accelerators or one or more DSP cores. A scheduler receives the jobs assigned by the controller and schedules the jobs for execution by the at least one or more hardware accelerators and the one or more DSP cores. An event manager manages power modes for the controller. The controller transitions from the first power mode to a second power mode after the controller completes the processing of the data associated with the slot. The second power mode is a lower power mode in comparison to the first power mode when the controller is processing the data. The event manager transitions the controller from the second power mode to the first power mode in response to a triggering event.