Memory Controller BER Deviation Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory systems often rely on theoretical BER models for decision-making, which can lead to inaccurate estimates due to variations in actual memory responses to stress conditions, resulting in incorrect decisions.

Innovation Solution

A controller is configured to measure actual bit error rates and syndrome weights of storage locations, comparing them to model expectations to identify deviations and determine storage usability levels, thereby improving decision accuracy.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If theoretical BER models are used for memory decision-making, then device complexity is reduced and ease of operation is improved, but measurement precision and reliability deteriorate due to inaccurate BER estimates

Engineering Contradiction:
Improvecomplexity of BER calculationVSAvoidaccuracy of BER estimate
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent implements a feedback mechanism where the controller measures actual BER and syndrome weight from memory operations, compares these measurements against theoretical model predictions, and uses the deviation information to adjust future decisions. This closed-loop feedback allows the system to maintain simplicity while improving accuracy by continuously refining its understanding of actual memory behavior based on observed deviations from theoretical models.

Inventive Principle:
Principle #23Feedback

2Measurement precision

If actual BER measurements are performed for all storage locations, then measurement precision and reliability are improved, but productivity and loss of time increase due to extensive testing requirements

Engineering Contradiction:
Improveaccuracy of storage location assessmentVSAvoidspeed of memory operation
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The patent applies partial action by performing comprehensive BER measurements only on a selected subset of storage locations rather than all locations. The controller identifies and tests specific storage locations based on criteria such as observed error patterns, stress conditions, or probability of failure, obtaining sufficiently accurate measurements for decision-making without the overhead of universal testing. This selective approach maintains assessment accuracy while preserving system productivity.

Inventive Principle:
Principle #16Partial or excessive action

3Reliability

If comprehensive testing of all storage locations is performed, then reliability and measurement precision are improved, but loss of time and productivity worsen due to extended testing duration

Engineering Contradiction:
Improveconfidence in storage location statusVSAvoidtime for BER evaluation
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent implements preliminary action by performing quick initial assessments of storage locations using syndrome weight measurements and error pattern analysis before full BER testing. These preliminary evaluations identify high-risk storage locations that require comprehensive testing, while low-risk locations can be cleared with minimal testing. This staged approach builds reliability confidence efficiently by focusing time-consuming measurements only where necessary.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10191799B2BER model evaluation
Publication Date: 2019.01.29 SANDISK TECHNOLOGIES LLC
  • US10191799B2 patent drawing
  • US10191799B2 patent drawing
  • US10191799B2 patent drawing

AI summary

A memory system is configured to perform a test operation to determine a deviation of a target storage location's bit error rate response relative to a model. The memory system determines the deviation level by measuring data sets stored in the target storage location to determine an actual bit error rate value and another actual parameter value used to estimate bit error rate. The memory system obtains an estimated value from the model based on the actual values and identifies the deviation by comparing the estimated value with the actual values.