Bias Circuit with Simulation and Level Shifting for Accurate Low-Voltage Bias

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing bias circuits often fail to provide accurate bias voltage, leading to faulty operations in analog circuits, especially when the required bias voltage is low or the input common mode voltage is high, resulting in incorrect biasing and unstable transistor operation.

Innovation Solution

A bias circuitry comprising a simulation circuit and a level shifter circuit, where the simulation circuit mimics the circuit architecture of the processing circuitry to generate output signals and the level shifter circuit increases the voltage difference between nodes to ensure accurate bias signal output, thereby stabilizing transistor operation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If existing bias circuits are implemented by current mirror circuits, then the circuit structure is simple, but the bias voltage accuracy deteriorates when bias voltage is too low or input common mode voltage is too high

Engineering Contradiction:
Improvecircuit structureVSAvoidbias voltage accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The bias circuit is divided into two independent modules: a simulation circuit that replicates the processing circuitry architecture to accurately track voltage conditions, and a level shifter circuit that independently adjusts voltage levels. This segmentation allows each module to specialize in its function, with the simulation circuit ensuring accuracy and the level shifter ensuring proper voltage levels, resolving the contradiction between structural simplicity and voltage accuracy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The simulation circuit acts as an intermediary between the actual processing circuitry and the bias circuit. It replicates the circuit architecture and voltage conditions, providing accurate feedback about the actual operating conditions to the bias circuit, thereby enabling accurate bias voltage generation even when direct measurement would be inaccurate.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Stability of the object's composition

If the voltage difference between nodes is increased by the level shifter circuit, then transistor operation stability is improved, but the circuit complexity increases

Engineering Contradiction:
Improvetransistor operation stabilityVSAvoidcircuit complexity
Core Design Contradiction:
Stability of the object's compositionVSDevice complexity

Solution Approach 1:

The level shifter circuit serves as an intermediary component that specifically addresses the voltage level issue between nodes. Rather than redesigning the entire circuit to improve stability, the level shifter is inserted as a dedicated module to adjust voltage differences, thereby improving transistor stability while adding minimal complexity in a targeted location.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The level shifter circuit is applied locally at specific nodes where voltage difference adjustments are needed, rather than throughout the entire circuit. This localized application improves transistor operation stability at critical points while minimizing the overall increase in circuit complexity.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS11082045B2Bias circuitry and biasing method
Publication Date: 2021.08.03 REALTEK SEMICON CORP
  • US11082045B2 patent drawing
  • US11082045B2 patent drawing
  • US11082045B2 patent drawing

AI summary

A bias circuitry includes a simulation circuit and a level shifter circuit. The simulation circuit is configured to simulate circuit architecture of a processing circuitry, in which the processing circuitry is biased by a bias signal, in order to generate output signals according to input signals. The level shifter circuit is configured to increase a voltage difference between a first node and a second node of the simulation circuit, in which the first node is for tracking an output common mode voltage of the output signals, and the second node is for outputting the bias signal.