Bidirectional Buffer With Nonvolatile Switch Elements
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing bidirectional buffers require large area and high power consumption due to the use of two tristate buffers and SRAM configuration memories, and lack a means for programming rewritable variable-resistance nonvolatile switch elements.
Innovation Solution
A bidirectional buffer design incorporating a tristate buffer, multiplexer, demultiplexer, and programming transistors that allow for programmable switch elements, enabling the conductive and nonconductive states of these elements to be set according to supplied voltage, with programming transistors controlling the supply of voltage to the switch elements.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If two tristate buffers with high parasitic capacitance are used for bidirectional buffering, then signal transmission capability is improved, but power consumption increases
Solution Approach 1:
The patent combines multiple tristate buffers into a shared bidirectional buffer structure. Instead of using separate tristate buffers for each signal path, the invention merges them into a common buffer resource that can be dynamically allocated to different wires based on configuration data, thereby reducing the total number of buffers and their associated parasitic capacitance while maintaining signal transmission capability.
Solution Approach 2:
The patent introduces dynamic reconfigurability to the buffer allocation mechanism. Configuration data stored in nonvolatile memory determines which tristate buffer is activated at any given time, allowing the system to dynamically allocate buffer resources based on current operational needs rather than having static, always-active buffers for each signal path.
2Adaptability or versatility
If SRAM configuration memories are used to control tristate buffers, then bidirectional buffering functionality is achieved, but area occupation increases
Solution Approach 1:
The patent extracts the configuration storage function from volatile SRAM and relocates it to nonvolatile memory. This extraction eliminates the need for SRAM configuration memories while preserving the bidirectional buffering functionality, as the nonvolatile memory retains configuration data without requiring continuous power or refresh operations.
Solution Approach 2:
The patent changes the fundamental parameter of memory volatility from volatile (SRAM) to nonvolatile storage. This parameter change allows configuration data to be persisted without continuous power supply, eliminating the need for SRAM's complex refresh circuitry and associated area occupation while maintaining the ability to control tristate buffer allocation.
3Adaptability or versatility
If SRAM configuration memories are used for bidirectional buffer control, then configuration data can be stored, but frequent rewriting increases power consumption
Solution Approach 1:
The patent extracts the configuration storage function from volatile SRAM and relocates it to nonvolatile memory. This extraction eliminates the need for SRAM configuration memories while preserving the bidirectional buffering functionality, as the nonvolatile memory retains configuration data without requiring continuous power or refresh operations.
Solution Approach 2:
The patent changes the refresh pattern from continuous (required by SRAM) to periodic or one-time programming (characteristic of nonvolatile memory). Configuration data is programmed into the nonvolatile memory once or occasionally rather than requiring continuous refresh cycles, dramatically reducing power consumption while maintaining configuration storage capability.
4Reliability
If two tristate buffers are used for each wire connection, then signal buffering capability is improved, but device complexity increases
Solution Approach 1:
The patent combines multiple tristate buffers into a shared bidirectional buffer structure. Instead of using separate tristate buffers for each signal path, the invention merges them into a common buffer resource that can be dynamically allocated to different wires based on configuration data, thereby reducing the total number of buffers and their associated parasitic capacitance while maintaining signal transmission capability.
Solution Approach 2:
The patent creates a universal buffer resource that can serve multiple functions and signal paths. The shared bidirectional buffer can be allocated to different wires and signal directions based on configuration data, making a single buffer structure perform the work of multiple dedicated buffers, thereby simplifying the overall device architecture.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This design allows for the programming of rewritable variable-resistance nonvolatile switch elements, reducing the area and power consumption of the bidirectional buffer while maintaining nonvolatility, enabling efficient operation in reconfigurable circuits.
Implementation Method 1
rewritable variable-resistance nonvolatile switch elements whose conductive or nonconductive states are rewriteable in accordance with a control signal
Data Source
AI summary
Bidirectional buffer 20D includes: multiplexer 30 that is equipped with rewriteable variable-resistance nonvolatile switch elements for each input terminal; tristate buffer 51 that is equipped with rewriteable variable-resistance nonvolatile switch elements for each output terminal and that receives the output of multiplexer 30 as input; demultiplexer 31 that receives the output of tristate buffer 51 as input; programming transistor tr0 whose drain terminal is connected to the input terminal of tristate buffer 51; and programming transistor tr1 whose drain terminal is connected to the output terminal of tristate buffer 51. Input terminals i1 and i3 of multiplexer 30 are connected to respective output terminals t1 and t2 of demultiplexer 31.