BIOS-Based Memory Channel Equalization for Signal Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current information handling systems face challenges in efficiently communicating between processing units and memory devices due to varying DIMM characteristics and communication channel lengths, leading to suboptimal signal integrity and increased power consumption, as static equalization settings are applied indiscriminately across all DIMMs.

Innovation Solution

The system dynamically sets equalization for individual communication channels between the CPU and DIMMs based on DIMM-specific information, such as SPD data, and communication channel properties, using the BIOS to optimize signal integrity and power consumption by adjusting transmission and reception settings.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of operation

If static equalization settings are applied indiscriminately across all DIMMs, then device complexity is reduced and ease of operation is improved, but signal integrity deteriorates and power consumption increases

Engineering Contradiction:
Improveease of operationVSAvoidsignal integrity
Core Design Contradiction:
Ease of operationVSReliability

Solution Approach 1:

The patent implements per-DIMM equalization settings stored in SPD (Serial Presence Detect) memory, allowing each DIMM to have customized equalization parameters tailored to its specific characteristics. This local quality approach ensures that each communication channel receives optimized equalization settings rather than applying a uniform static setting across all DIMMs, thereby maintaining signal integrity while managing complexity through standardized per-device configuration.

Inventive Principle:
Principle #3Local quality

2Device complexity

If static equalization settings are applied indiscriminately across all DIMMs, then device complexity is reduced, but power consumption increases

Engineering Contradiction:
Improvedevice complexityVSAvoidpower consumption
Core Design Contradiction:
Device complexityVSUse of energy by moving object

Solution Approach 1:

The patent dynamically adjusts equalization parameters (such as equalization taps and coefficients) based on per-DIMM characteristics stored in SPD memory. By changing these parameters individually for each DIMM rather than using fixed static settings, the system optimizes power consumption for each communication channel. The memory controller selects appropriate equalization settings from multiple available options based on the specific DIMM being accessed, enabling energy-efficient operation across diverse memory configurations.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If per-DIMM equalization settings are implemented, then signal integrity is improved, but device complexity increases

Engineering Contradiction:
Improvesignal integrityVSAvoiddevice complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent stores pre-configured equalization settings in SPD (Serial Presence Detect) memory associated with each DIMM during manufacturing. This preliminary action allows the memory controller to simply retrieve and apply the appropriate equalization settings without performing complex real-time analysis or calculations. The equalization parameters are prepared in advance and automatically selected based on DIMM identification, reducing the computational complexity while maintaining per-DIMM optimization for signal integrity.

Inventive Principle:
Principle #10Preliminary action

4Use of energy by moving object

If per-DIMM equalization settings are implemented, then power consumption is reduced, but device complexity increases

Engineering Contradiction:
Improvepower consumptionVSAvoiddevice complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent employs a feedback mechanism where the memory controller reads DIMM identification information from SPD memory, determines the appropriate equalization settings based on the specific DIMM characteristics, and applies the corresponding settings dynamically. This feedback loop enables the system to automatically adapt equalization parameters to each DIMM, optimizing power consumption without requiring manual configuration or complex external control systems. The standardized SPD interface simplifies the implementation of this adaptive feedback mechanism.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS10795592B2System and method for setting communication channel equalization of a communication channel between a processing unit and a memory
Publication Date: 2020.10.06 DELL PROD LP
  • US10795592B2 patent drawing
  • US10795592B2 patent drawing
  • US10795592B2 patent drawing

AI summary

An information handling system includes a processing unit that is coupled to a memory device by a communication channel. The processing unit includes a memory controller and is configured to host a basic input output system (BIOS). The memory device, which may include a dual in-line memory module (DIMM), stores serial presence detect (SPD) information. In an embodiment, the BIOS obtains the SPD information and parameters of the communication channel, such as channel impedance and channel length. In this embodiment, the BIOS uses a look-up table to determine an equalization of the communication channel based on the obtained SPD information and the obtained parameters of the communication channel, and utilizes the memory controller to set the equalization of the communication channel, such as by setting or controlling settings of transmission and reception components of the memory controller.