Universal BIOS Routing via Topology Map Parameters
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing computing systems require multiple BIOS implementations for different hardware architectures, leading to increased development time, resource consumption, and error risks due to the complexity of modern computing systems with multiple programmable devices and varying interface connections.
Innovation Solution
A software module that determines a computing system's architecture, investigates device population, and configures devices to communicate efficiently, allowing a single BIOS implementation to support multiple platforms by processing topology map parameters and loading routing paths into node tables, either at BIOS build time or run time.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple BIOS implementations are created for different hardware architectures, then system compatibility and reliability are improved, but development time and resource consumption increase
Solution Approach 1:
The patent implements a universal BIOS that can support multiple hardware architectures and device populations through a single implementation. The BIOS uses configurable routing tables and topology map parameters to adapt to different system configurations, eliminating the need for multiple architecture-specific BIOS versions while maintaining reliability across platforms.
Solution Approach 2:
The patent changes the approach from hardcoding architecture-specific routing to using configurable parameters. The BIOS accepts topology map parameters that describe the physical connections of processing nodes and uses these parameters to dynamically generate routing tables. This allows the same BIOS to adapt to different hardware architectures by simply changing the input parameters rather than rewriting the BIOS code.
2Reliability
If multiple BIOS implementations are created for different hardware architectures, then system compatibility is improved, but code size increases
Solution Approach 1:
The patent implements a universal BIOS that can support multiple hardware architectures and device populations through a single implementation. The BIOS uses configurable routing tables and topology map parameters to adapt to different system configurations, eliminating the need for multiple architecture-specific BIOS versions while maintaining reliability across platforms.
Solution Approach 2:
The patent extracts the architecture-specific routing configuration from the BIOS code itself and places it in separate topology map parameters. This separation allows the BIOS code to remain small and architecture-independent, while the architectural details are captured in the external parameter files that describe the physical topology and generate the necessary routing tables.
3Reliability
If multiple BIOS implementations are created for different hardware architectures, then system compatibility is improved, but error risks increase
Solution Approach 1:
The patent implements a universal BIOS that can support multiple hardware architectures and device populations through a single implementation. The BIOS uses configurable routing tables and topology map parameters to adapt to different system configurations, eliminating the need for multiple architecture-specific BIOS versions while maintaining reliability across platforms.
Solution Approach 2:
The patent uses automated code generation to create routing tables by copying and adapting a template-based approach. The topology map parameters serve as a template that is processed to generate the specific routing tables needed for each configuration. This automated generation process eliminates manual configuration errors and ensures consistency across different hardware architectures.
4Quantity of substance
If routing paths are determined at BIOS build time, then code size and boot time are minimized, but flexibility in supporting varying device populations is reduced
Solution Approach 1:
The patent performs preliminary action by pre-defining the possible processing nodes and their interconnections in the topology map parameters. The routing tables are generated in advance based on these predefined topologies, allowing the BIOS to have complete routing information ready before boot time. This preliminary generation of routing paths based on configurable parameters achieves both efficiency and flexibility.
Solution Approach 2:
The patent introduces dynamics by making the routing configuration adjustable rather than fixed. The topology map parameters allow the system to dynamically adapt to different device populations and configurations. The same BIOS can generate different routing tables based on the actual hardware present, providing flexibility without requiring multiple BIOS versions.
Data Source
AI summary
A technique for configuring a computing system that allows for multiple computing systems and device populations to be supported by a single BIOS implementation is presented. In one embodiment, the technique includes processing topology map parameters that describe physical connections of a computing system, wherein the computing system includes a plurality of processing nodes; determining routing paths for traffic between the plurality of processing nodes; and determining a population of the plurality of processing nodes. In one embodiment, the determining the routing paths is performed during BIOS build time. In another embodiment, the determining the routing paths is performed during BIOS run time.


