Bit-Flipping Decoder Stall Prevention via Flip Tracking

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Bit flipping decoders in memory subsystems often get stuck in stall conditions, leading to back-to-back bit flips, which increase latency and trigger unnecessary error handling, even at low raw bit error rates, affecting Quality of Service (QoS) and energy efficiency.

Innovation Solution

The memory subsystem detects a risk of stall conditions by tracking bit flips for a subset of bits in the codeword and updates bit flipping rules to prevent back-to-back flips, reducing memory consumption and complexity while maintaining performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If bit flipping decoder performs iterative decoding to correct errors, then error correction capability is improved, but stall conditions occur causing increased latency and unnecessary error handling

Engineering Contradiction:
Improveerror correction capabilityVSAvoidlatency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by detecting stall conditions before they fully develop into back-to-back bit flips. The system monitors the bit flipping pattern during iterative decoding and identifies when bits are flipping between iterations, then preemptively applies correction logic to prevent the stall condition from worsening, thereby reducing latency while maintaining error correction capability

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements feedback by continuously monitoring the decoding process to detect when stall conditions occur. The system tracks bit flips across iterations, provides feedback when back-to-back flips are detected, and adjusts the decoding process accordingly to prevent unnecessary error handling and reduce latency

Inventive Principle:
Principle #23Feedback

2Reliability

If bit flipping decoder tracks all bit flips to prevent back-to-back flips, then stall conditions are prevented, but memory consumption and complexity increase

Engineering Contradiction:
Improvestall condition preventionVSAvoidmemory consumption and complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the codeword into multiple sections and tracking bit flips only for a subset of bits in each section rather than all bits. This selective tracking approach prevents back-to-back flips and stall conditions while significantly reducing memory consumption and decoder complexity compared to tracking every bit

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent uses partial action by tracking bit flips for only a subset of bits rather than all bits in the codeword. This partial tracking is sufficient to detect and prevent stall conditions while avoiding the excessive memory and complexity requirements of complete bit tracking

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS20240256328A1Preventing back-to-back flips of a bit in bit flipping decoding
Publication Date: 2024.08.01 MICRON TECHNOLOGY INC
  • US20240256328A1 patent drawing
  • US20240256328A1 patent drawing
  • US20240256328A1 patent drawing

AI summary

Methods, systems, and apparatuses mitigate a stall condition in an iterative bit flipping decoder. A codeword is received and current bit is selected. In response to detecting the risk of the stall condition and further in response to determining the current bit satisfies the bit flipping criterion, it is determined that the current bit was flipped in a previous iteration. The flipping of the current bit is bypassed in response to determining the current bit was flipped in the previous iteration.