Adaptive Bit-Flipping Decoder Rules for Stall Mitigation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Bit Flipping (BF) decoders in memory subsystems often get stuck in stall conditions, leading to increased latency and Quality of Service (QoS) issues due to repeated parity patterns, which triggers unnecessary error handling even at low raw bit error rates, limiting their deployment in energy-conscious applications.

Innovation Solution

The memory subsystem detects stall conditions by monitoring syndromes and iteration counts, and modifies bit flipping rules by adjusting channel information impact, bit flipping order, and threshold to exit the stall condition, thereby improving decoder performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If Bit Flipping decoders are used for error correction in memory subsystems, then energy consumption is reduced, but stall conditions occur leading to increased latency and QoS issues

Engineering Contradiction:
Improveenergy consumptionVSAvoidlatency
Core Design Contradiction:
Use of energy by moving objectVSLoss of time

Solution Approach 1:

The patent applies dynamics by making the bit flipping rules adaptive rather than static. The decoder dynamically adjusts flipping rules based on detected stall conditions, transitioning from a fixed algorithm to a flexible system that can respond to runtime conditions. This allows the decoder to maintain low energy consumption while avoiding stall conditions that cause latency.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements feedback by monitoring decoder performance metrics (such as iteration count and parity check results) and using this information to adjust bit flipping rules. When stall conditions are detected through feedback loops, the system modifies its behavior to exit the stall, thereby reducing latency while maintaining energy efficiency.

Inventive Principle:
Principle #23Feedback

2Device complexity

If traditional bit flipping rules are used, then decoding process is simple, but stall conditions are triggered due to repeated parity patterns

Engineering Contradiction:
Improvedecoding process complexityVSAvoidstall condition occurrence
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent changes parameters of the bit flipping process dynamically. Instead of using fixed flipping rules, the system adjusts parameters such as which bits to flip and when to flip them based on the current decoding state. This modifies the decoding process enough to avoid repeated parity patterns that cause stalls, while not making the process overly complex.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent applies preliminary action by detecting stall conditions early in the decoding process and taking preventive measures before the stall fully develops. By monitoring parity patterns and iteration progress, the system can intervene early to change flipping rules, preventing the repeated parity patterns from establishing and causing full stall conditions.

Inventive Principle:
Principle #10Preliminary action

3Reliability

If maximum iteration count is increased to handle stall conditions, then error correction capability is improved, but latency increases

Engineering Contradiction:
Improveerror correction capabilityVSAvoidlatency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies partial action by using adaptive bit flipping rules that target only the specific bits causing stall conditions, rather than blindly increasing iteration counts. This selective approach corrects errors effectively while avoiding the latency penalty of running through maximum iterations unnecessarily. The system performs just enough action to exit stalls without excessive processing.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS11923868B1Stall mitigation in iterative decoders
Publication Date: 2024.03.05 MICRON TECHNOLOGY INC
  • US11923868B1 patent drawing
  • US11923868B1 patent drawing
  • US11923868B1 patent drawing

AI summary

Methods, systems, and apparatuses detect and mitigate a stall condition in an iterative decoder. A codeword is received and one or more of the plurality of bits in the codeword are flipped by a bit flipping decoder in each of a plurality of error correction iterations using a first plurality of bit flipping rules. In response to detecting a stall condition in the plurality of error correction iterations, a second plurality of bit flipping rules is selected. In each of one or more subsequent error correction iterations, the bit flipping decoder flips one or more of the plurality of bits in the codeword using the second plurality of bit flipping rules. The second plurality of bit flipping rules differs from the first plurality of bit flipping rules.