Bit-Priority Interface for Approximate Computing Error Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current computer systems face inefficiencies in error correction, leading to increased hardware demands and reduced lifespan due to the need for full data correctness guarantees, which are not always necessary for software applications that can tolerate errors in data structures like picture, audio, and video data.

Innovation Solution

The implementation of bit-priority interfaces that allow for relative importance assignment to bits within data variables, enabling more efficient error correction by allocating resources to higher-priority bits and reducing the burden on hardware devices.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If full data-correctness-guarantees are maintained, then data precision is improved, but hardware demand increases and device lifespan decreases

Engineering Contradiction:
Improvedata precisionVSAvoiddevice lifespan
Core Design Contradiction:
Measurement precisionVSDuration of action of stationary object

Solution Approach 1:

The patent segments data bits into different priority levels (high-priority and low-priority bits), allowing selective error correction. Instead of applying full error correction to all bits, the system focuses resources on protecting only the most significant bits, thereby reducing hardware stress and extending device lifespan while maintaining acceptable data precision for the application.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent applies local quality by differentiating error correction intensity across different bit positions. High-priority bits receive full error correction protection, while low-priority bits receive reduced or no protection. This localized approach optimizes the balance between data precision and hardware resource consumption, preventing unnecessary wear on memory devices.

Inventive Principle:
Principle #3Local quality

2Measurement precision

If full data-correctness-guarantees are maintained, then data precision is improved, but hardware resources are over allocated

Engineering Contradiction:
Improvedata precisionVSAvoidhardware resource allocation
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent applies partial action by providing error correction only where necessary. Instead of applying full error correction uniformly to all data bits, the system provides enhanced error correction only to high-priority bits, while using simpler or no error correction for low-priority bits. This partial approach reduces hardware resource allocation to match the actual precision requirements of the application.

Inventive Principle:
Principle #16Partial or excessive action

3Productivity

If bit-priority interfaces are implemented, then error correction efficiency is improved, but system complexity increases

Engineering Contradiction:
Improveerror correction efficiencyVSAvoidsystem complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent changes the parameter of bit importance assignment to optimize error correction efficiency. By introducing bit-priority interfaces that allow software to specify which bits are most important, the system can dynamically adjust error correction parameters and resource allocation. This parameter change enables efficient error correction tailored to application needs while managing system complexity through standardized interface definitions.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS9021313B2Priority-assignment interface to enhance approximate computing
Publication Date: 2015.04.28 MICROSOFT TECHNOLOGY LICENSING LLC
  • US9021313B2 patent drawing
  • US9021313B2 patent drawing
  • US9021313B2 patent drawing

AI summary

A system and method are provided for enhancing approximate computing by a computer system. In one example, an interface is provided comprising a variable-identifier module and a bit-priority module. The variable-identifier module is configured to identify one or more variables of data that are to be processed by the computer system with approximate precision. Approximate precision is a precision level at which a hardware device does not guarantee full data-correctness for the one or more variables. The bit-priority module is configured to assign bit-priorities to the one or more variables. The bit-priorities include relative levels of importance among bits of each of the one or more variables. The relative levels of importance include at least high-priority bits and low-priority bits.