Sense Amplifier Compensation Circuit for Bitline Offset Correction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Sense amplifier circuits in modern memory devices face challenges due to offset voltages caused by variations in circuit characteristics, which reduce sensitivity and performance, requiring larger input signals and differing voltage pulling capabilities between pull-up and pull-down circuits.

Innovation Solution

A sense amplifier circuit with an amplification circuit and a compensation circuit that conducts charge injections to bitlines to compensate for input-referred offset voltage, using switch circuits and switch control circuits to generate a compensation voltage equal to the offset voltage, thereby improving the circuit's sensitivity and performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If charge injection compensation is implemented, then offset voltage is reduced and sensitivity is improved, but circuit complexity increases

Engineering Contradiction:
ImprovesensitivityVSAvoidcircuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The sense amplifier circuit is divided into distinct functional modules: an amplification circuit for signal amplification and a separate compensation circuit for offset voltage correction. This segmentation allows each module to be optimized independently, with the compensation circuit using switch circuits and charge injection mechanisms that can be controlled without affecting the core amplification function, thereby reducing overall circuit complexity while maintaining sensitivity improvements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The compensation circuit performs charge injection in advance to pre-compensate for offset voltages before the main amplification process. By using switch circuits to control the timing of charge injection, the system eliminates offset errors proactively, improving sensitivity without requiring complex real-time correction mechanisms during signal amplification.

Inventive Principle:
Principle #10Preliminary action

2Measurement precision

If larger voltage difference is maintained between bitlines, then signal amplification accuracy is improved, but power consumption increases

Engineering Contradiction:
Improvesignal amplification accuracyVSAvoidpower consumption
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The compensation circuit uses periodically controlled switch circuits to inject charges onto the bitlines only when needed for offset compensation. This periodic action maintains the required voltage difference between bitlines for accurate signal amplification during critical periods, while allowing power consumption to be reduced during non-critical periods when full voltage differential is not required, thus balancing accuracy and power efficiency.

Inventive Principle:
Principle #19Periodic action

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The compensation circuit effectively reduces the input-referred offset voltage, allowing for proper signal amplification and improved memory device performance by ensuring a larger voltage difference between bitlines, thus enhancing the sensitivity and accuracy of data reading.

Implementation Method 1

The compensation circuit may be configured to compensate an input-referred offset voltage of the amplification circuit by conducting charge injections to at least one of the first bitline and the second bitline

Methodology Applied
Scientific EffectCharge injection:

Data Source

PatentUS12190985B2Sense amplifier circuit, memory device, and operation method thereof
Publication Date: 2025.01.07 CHANGXIN MEMORY TECH INC
  • US12190985B2 patent drawing
  • US12190985B2 patent drawing
  • US12190985B2 patent drawing

AI summary

A sense amplifier circuit, memory device and related operation methods are provided. The sense amplifier circuit includes an amplification circuit for amplifying a voltage signal and a compensation circuit coupled to the amplification circuit. The amplification circuit includes a first inverting amplifier and a second inverting amplifier cross-coupled with each other, with the first inverting amplifier connected to a first bitline and the second inverting amplifier connected to a second bitline. The compensation circuit includes a first, a second, a third, and a fourth switch circuits, and is configured to generate a compensation voltage between the first bitline and the second bitline by conducting charge injections through operating the switch circuits to compensate an input-referred offset voltage of the amplification circuit.