Delta-Sigma Subtraction Circuit for Resolving Small Bit-Line Differences
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional sense amplifiers fail to accurately distinguish between small differences in voltage or current levels in multi-bit memory elements and light sensors due to noise interference, leading to unreliable data reading and reduced memory density and image fidelity.
Innovation Solution
A quantizing circuit that samples electrical parameters multiple times and filters them to reduce noise, allowing for the detection of small differences and enabling multi-bit storage and increased sensitivity in memory and imaging devices.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If conventional sense amplifiers are used to read multi-bit memory elements, then the reading process is simple, but the ability to distinguish small differences in voltage or current levels is poor due to noise interference
Solution Approach 1:
The patent divides the sensing process into multiple discrete steps: sampling the memory element multiple times, filtering the sampled values, and then making a final determination. This segmentation allows noise to be averaged out across multiple samples while preserving the underlying signal, thereby improving measurement precision without requiring a completely different sensing architecture
Solution Approach 2:
The patent performs preliminary sampling and filtering operations before the final read decision is made. By pre-processing the signal through multiple samples and applying filtering logic, the system prepares a cleaner, more reliable signal for the final comparison operation, enhancing the ability to distinguish small voltage or current differences
2Quantity of substance
If multi-bit memory elements are used to increase storage capacity, then memory density increases, but the voltage or current level differences become smaller and harder to detect
Solution Approach 1:
The patent applies segmentation by breaking down the detection of small level differences into multiple incremental sampling steps. Each sample captures a portion of the signal, and through filtering these samples, the system reconstructs the underlying value with sufficient precision even when the total level difference is very small, enabling reliable multi-bit detection
Solution Approach 2:
The patent uses periodic sampling of the memory element multiple times during the read operation. This periodic action allows the system to gather multiple measurements of the same physical quantity, and through filtering, extract the true signal from noise, thereby enabling precise detection of small level differences required for multi-bit storage
3Reliability
If the number of readable states is reduced to avoid noise interference, then measurement reliability improves, but memory density decreases
Solution Approach 1:
The patent performs preliminary filtering and averaging of multiple samples before the final read decision. This pre-processing ensures that noise is reduced and the true signal is enhanced, allowing the system to reliably distinguish between multiple memory states without sacrificing reading accuracy, thereby maintaining both high reliability and high memory density
Data Source
AI summary
A memory device that, in certain embodiments, includes a plurality of memory elements connected to a bit-line and a delta-sigma modulator with a digital output and an analog input, which may be connected to the bit-line. In some embodiments, the delta-sigma modulator includes an adder with first and second inputs and an output. The first input may be connected to the analog input. The delta-sigma modulator may also include an integrator connected to the output of the adder, an analog-to-digital converter with an input connected to an output of the integrator and an output connected to the digital output, and a digital-to-analog converter with an input connected to the output of the analog-to-digital converter and an output connected to the second input of the adder.