Bipolar Junction Transistor Fabrication With Floating Doped Regions

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing semiconductor fabrication techniques for diodes and transistors fail to meet the demand for higher performing devices, necessitating improved methods for superior device performance.

Innovation Solution

A method involving a semiconductor layer-stack with a high resistivity substrate layer, where dopants are implanted using multiple masks to form specific regions and vias, followed by metal deposition to create PNP or NPN bipolar junction transistors, addressing the limitations of traditional processes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If traditional semiconductor fabrication techniques are used, then manufacturing simplicity is maintained, but device performance is insufficient

Engineering Contradiction:
Improvedevice performanceVSAvoidfabrication process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The fabrication process is divided into multiple discrete stages: initial dopant implantation to form first region, via etching, second dopant implantation to form second regions, and additional dopant implantation to form third regions. Each stage uses specific masks and implantation parameters to create precisely controlled doped regions, transforming a complex performance requirement into manageable sequential steps.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different doped regions are created with specific local properties: first region provides baseline doping, second regions (formed within first lateral portion) provide localized doping adjustments, and third regions (formed within first lateral portion) provide additional localized doping. This local quality differentiation enables superior device performance through precise spatial control of electrical properties.

Inventive Principle:
Principle #3Local quality

2Reliability

If multiple dopant implantation steps are performed, then device performance is improved, but manufacturing time increases

Engineering Contradiction:
Improvedevice performanceVSAvoidfabrication time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The first dopant implantation is performed preliminarily to establish the first region before subsequent processing steps. This preliminary doping creates the foundation for later via etching and additional doping steps, allowing each subsequent operation to build upon previously established structures rather than starting from scratch.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

Multiple dopant implantation operations are merged into a unified fabrication sequence where first, second, and third regions are formed through coordinated implantation steps. The process merges masking, implantation, and via formation operations into an integrated flow that achieves complex doping patterns efficiently.

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The method enhances device performance by reducing resistance and improving stability, particularly in silicon-on-insulator (SOI) devices, suitable for applications requiring real-time temperature information and electrostatic discharge protection.

Implementation Method 1

implanting a first dopant using a first mask to form a first region spanning a first lateral portion of the high resistivity substrate layer

Methodology Applied
Scientific EffectIon implantation: Ion Implantation

Data Source

PatentUS20250227944A1Diode and transistor devices and fabrication techniques
Publication Date: 2025.07.10 MURATA MFG CO LTD
  • US20250227944A1 patent drawing
  • US20250227944A1 patent drawing
  • US20250227944A1 patent drawing

AI summary

In accordance with various embodiments, a method for fabricating a device is provided. The method includes providing a semiconductor layer-stack having one or more layers and a high resistivity substrate layer; implanting a first dopant to form a first region; etching one or more vias through the one or more layers and into a top portion of the high resistivity substrate layer; implanting a second dopant to form one or more second regions; and implanting the first dopant to form one or more third regions. The method also includes depositing a metal in the vias to form one or more metal contacts, thereby forming a diode or a bipolar junction transistor. Either the second or third regions can include a floating region to improve the transistor performance. The transistor can be a PNP or a NPN bipolar junction transistor, depending on the dopants.