Bluetooth Receiver AGC Sampling Using Access Address Bits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Bluetooth receivers consume excessive power by performing Automatic Gain Control (AGC) on all received packets, even if they are not intended for the receiving station, until the packet's Access Address (AA) field is demodulated, leading to inefficiency in power usage.

Innovation Solution

A power-saving multi-rate sampling front end that adjusts the ADC sample rate based on connection state, sampling at a higher rate when not connected and a lower rate when connected, allowing the AGC process to complete during the preamble interval and reducing power consumption by only sampling at a lower rate when the connection is established, thereby reducing the number of bits required to identify the receiving station.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the receiver performs AGC on every received packet, then the gain control is accurate and reliable, but excessive power is consumed receiving packets not intended for the receiving station

Engineering Contradiction:
ImproveAGC accuracyVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The receiver performs AGC during the preamble interval before fully processing the packet. By completing gain control in advance during the preamble, the system ensures accurate AGC while avoiding the need to continue high-rate sampling through the entire packet, thus reducing power consumption for packets not intended for the receiver

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system dynamically adjusts the ADC sampling rate based on connection state. When connected, it uses a lower second ADC sample rate that is insufficient for complete AGC during preamble, allowing AGC to continue into the AA field. When not connected, it uses a higher first ADC sample rate that completes AGC during preamble. This dynamic adaptation resolves the contradiction between AGC reliability and power consumption

Inventive Principle:
Principle #15Dynamics

2Loss of time

If the receiver samples at a higher ADC sample rate, then the AGC process completes during the preamble interval, but power consumption increases

Engineering Contradiction:
ImproveAGC completion timeVSAvoidpower consumption
Core Design Contradiction:
Loss of timeVSUse of energy by moving object

Solution Approach 1:

The clock generator outputs ADC clock at a first ADC sample rate when the connection state is not connected, and at a second ADC sample rate which is less than the first ADC sample rate when the connection state is connected. This dynamic switching resolves the contradiction by adapting sampling rate to connection context

Inventive Principle:
Principle #15Dynamics

3Reliability

If the receiver operates continuously to receive packets, then no packets are missed, but unnecessary power is consumed when connection is established

Engineering Contradiction:
Improvepacket reception reliabilityVSAvoidunnecessary power usage
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

When connected, the receiver operates during anchor intervals using a lower sampling rate, performing AGC that continues into the AA field. This periodic operation at reduced rate eliminates unnecessary power consumption while maintaining reliable packet reception through the cross correlator's ability to match partial AA fields

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS11206122B1Variable rate sampling for AGC in a bluetooth receiver using connection state and access address field
Publication Date: 2021.12.21 SILICON LABORATORIES INC
  • US11206122B1 patent drawing
  • US11206122B1 patent drawing
  • US11206122B1 patent drawing

AI summary

A Bluetooth receiver has an RF front end which has a gain control input, the RF front end converting wireless packets into a baseband signal which is coupled to the input of an analog to digital converter (ADC). A clock generator provides a clock coupled to the ADC, and an AGC processor performs an AGC process to provide a gain which places the baseband symbols in a range that is less than 90% of the input dynamic range of the ADC. When in a connected state, the clock generator provides a clock which is slower than is required to complete the AGC process during a preamble interval, and the AGC process uses a few initial bits of the address field. The remaining bits of the address field is compared with the corresponding address bits of the receiver to determine whether to receive the packet.