BMC–Processor IPMI Data Routing Through PCIe and IPMB Interfaces
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge of efficiently transmitting data between a Baseboard Management Controller (BMC) and a processor in a server environment, particularly for monitoring and managing hardware devices, has not been adequately addressed, necessitating improved data transmission methods to ensure effective platform management.
Innovation Solution
The implementation of a PCIE interface or an IPMB interface between the BMC and the processor, utilizing a PCIE control unit or an IMU to facilitate high-speed data transmission of IPMI data, including the use of BT or KCS controllers to manage communication protocols, and addressing conflicts through separate controllers for OS and BIOS systems.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If traditional data transmission interfaces are used between BMC and processor, then device compatibility is maintained, but data transmission speed is insufficient for efficient platform management
Solution Approach 1:
The patent segments the data transmission path by introducing intermediate controllers (BT controller, KCS controller) that specialize in specific communication protocols. These controllers act as independent functional units between the processor and BMC, allowing each segment to be optimized for its specific function while maintaining overall system compatibility.
Solution Approach 2:
The patent introduces intermediary controllers (BT controller, KCS controller) that mediate communication between the processor and BMC. These intermediaries handle protocol conversion and data transmission, enabling high-speed communication while maintaining compatibility with existing BMC devices through standardized interfaces.
2Adaptability or versatility
If multiple controllers are used to handle different communication protocols, then communication compatibility is improved, but controller resource conflicts occur between OS and BIOS systems
Solution Approach 1:
The patent divides controller resources into separate functional units: a BT controller dedicated to Bluetooth/OS communication and a KCS controller dedicated to BIOS communication. This segmentation prevents resource conflicts by assigning specific controllers to specific systems, ensuring that OS and BIOS operations do not interfere with each other.
Solution Approach 2:
Each controller (BT controller, KCS controller) is designed to autonomously handle its designated communication protocol without requiring shared resources. The BT controller independently manages OS communications while the KCS controller independently manages BIOS communications, eliminating the need for resource arbitration and reducing conflicts.
3Productivity
If high-speed transmission interfaces are implemented, then data transmission efficiency is improved, but interface compatibility with existing BMC devices may be compromised
Solution Approach 1:
The patent implements a universal communication architecture where intermediary controllers support multiple communication protocols (BT, KCS, IPMB) within a single integrated system. This allows the system to achieve high-speed transmission efficiency while maintaining compatibility with existing BMC devices through standardized protocol support.
Solution Approach 2:
The intermediary controllers serve as mediators that translate between high-speed internal communication and standardized external BMC interfaces. This allows the system to utilize high-speed transmission internally while presenting compatible standardized interfaces to external BMC devices, thus maintaining both efficiency and compatibility.
Data Source
AI summary
An electronic device includes a processor and a BMC. A processor core in the processor generates first IPMI data, and sends the first PIMI data to a controller. The controller sends the first IPMI data to the BMC through a PCIE interface or an IPMB interface. The BMC manages the processor based on the first IPMI data. After generating second IPMI data, the BMC sends the second IPMI data to the controller through the PCIE interface or the IPMB interface. The controller sends the received second IPMI data to the processor core. The processor core adjusts a status of the processor based on the second IPMI data.