Baseboard Management Controller High-Speed Data Transfer via VGA Aperture

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional baseboard management controllers (BMCs) experience inefficiencies in data transmission with host CPUs due to software handshaking, leading to slow data exchange processes.

Innovation Solution

Incorporating a VGA module with a decoder, select circuit, and mapping circuit to facilitate high-speed data transfer between the BMC and host CPU by utilizing a microprocessor bus, memory controller, and video controller, allowing for efficient data exchange through a dedicated aperture in the host's memory space.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If software handshaking is used for data exchange between BMC and host CPU, then system compatibility is maintained, but data transmission efficiency deteriorates

Engineering Contradiction:
Improvedata transmission efficiencyVSAvoiddata exchange mechanism complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent introduces a VGA module as an intermediary component between the BMC and host CPU. This VGA module includes a decoder, select circuit, and mapping circuit that facilitate direct hardware-level data exchange through a dedicated aperture in the memory space, eliminating the need for software handshaking while maintaining system compatibility

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent segments the memory space into different regions, including a dedicated aperture for high-speed data exchange between BMC and host. This segmentation allows the critical data exchange path to be isolated from the main memory bus, enabling parallel operations and improving transmission efficiency without affecting other memory operations

Inventive Principle:
Principle #1Segmentation

2Loss of time

If traditional software handshaking is used for data exchange, then implementation simplicity is maintained, but time consumption increases

Engineering Contradiction:
Improvedata exchange timeVSAvoiddata exchange speed
Core Design Contradiction:
Loss of timeVSProductivity

Solution Approach 1:

The patent replaces the software-based handshaking mechanism with a hardware-level direct data exchange mechanism. The VGA module's decoder, select circuit, and mapping circuit enable direct memory-to-memory data transfer through a dedicated aperture, eliminating software intervention and significantly reducing time consumption

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The patent establishes a dedicated aperture in the memory space before data exchange occurs. This pre-configured aperture serves as a predetermined high-speed communication channel between BMC and host, allowing data to be transferred directly without requiring real-time software coordination or handshaking protocols

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS8700807B2High speed baseboard management controller and transmission method thereof
Publication Date: 2014.04.15 ASPEED TECH
  • US8700807B2 patent drawing
  • US8700807B2 patent drawing
  • US8700807B2 patent drawing

AI summary

A baseboard management controller is disclosed. The baseboard management controller adapted to monitor a host comprises a baseboard management control module, a memory controller and a video graphic array (VGA) module. The VGA module comprises a video controller, a decoder, a select circuit and a mapping circuit. The decoder receives a transaction signal from a first local bus and decodes a first address signal contained in the transaction signal. The select circuit selectively transfers data from one of the microprocessor bus, the video controller and the memory controller back to the first local bus according to a control signal. The mapping circuit being connected with the decoder maps the first address signal and a second address signal to a third address signal, updates the first address signal and transfers an updated transaction signal.