Circuit Board Bonding Pad Plating Line Removal

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional wire bonding technology is limited by signal distortion due to the presence of electrically open stubs from plating lines in flip chip technology, which are costly to form using electroless plating and typically formed using electroplating, leading to unreliable signal transmission.

Innovation Solution

A method of forming a circuit board with rows of bonding pads and a central plating line that is later removed, allowing for electroplating layers to be formed on the pads without the central plating line, ensuring reliable connections between conductive studs and bonding pads, and reducing signal distortion by eliminating the open stubs.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a thick metal finish layer is formed on bonding pads using electroless plating to ensure reliable connection with conductive studs, then connection reliability is improved, but manufacturing cost increases significantly

Engineering Contradiction:
Improveconnection reliabilityVSAvoidmanufacturing cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent extracts and removes the central plating line from the circuit board structure after it has served its purpose as an electroplating electrode. This allows the use of electroplating instead of electroless plating, reducing manufacturing cost while maintaining reliable connections through the formed metal finish layer on bonding pads

Inventive Principle:
Principle #2Taking out (Extraction)

2Ease of manufacture

If a central plating line is formed to enable electroplating of bonding pads, then manufacturing cost is reduced, but signal distortion occurs due to electrically open stubs

Engineering Contradiction:
Improvemanufacturing costVSAvoidsignal distortion
Core Design Contradiction:
Ease of manufactureVSObject-generated harmful factors

Solution Approach 1:

The central plating line is extracted and removed from the final circuit board structure. It is used temporarily during the electroplating process and then eliminated to prevent it from causing signal distortion as an electrically open stub in the finished product

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The central plating line is formed and used in advance to enable electroplating of the bonding pads. After serving this preliminary purpose, it is removed to prevent harmful effects in the final product

Inventive Principle:
Principle #10Preliminary action

3Reliability

If electroless plating is used to form a thick metal finish layer on bonding pads, then connection reliability is improved, but manufacturing complexity and cost increase

Engineering Contradiction:
Improveconnection reliabilityVSAvoidmanufacturing process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The central plating line is extracted and removed after serving its purpose as an electroplating electrode, enabling the use of simpler and less expensive electroplating process instead of electroless plating to form the metal finish layer on bonding pads

Inventive Principle:
Principle #2Taking out (Extraction)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach enables reliable electrical connections between semiconductor chips and circuit boards without signal distortion, improving signal transmission quality and reducing noise, such as electromagnetic interference (EMI).

Implementation Method 1

the metal finish layer is typically formed by using an electroplating method

Methodology Applied
Scientific EffectElectroplating: Electroplating

Data Source

PatentUS8061024B2Method of fabricating a circuit board and semiconductor package.
Publication Date: 2011.11.22 SAMSUNG ELECTRONICS CO LTD
  • US8061024B2 patent drawing
  • US8061024B2 patent drawing
  • US8061024B2 patent drawing

AI summary

Provided are a circuit board, a semiconductor package including the circuit board, a method of fabricating the circuit board, and a method of fabricating the semiconductor package. The method of fabricating the circuit board includes: forming at least one pair of rows of first bonding pads arranged on a base substrate in a first direction, and a first central plating line formed between the rows of first bonding pads to commonly connect with the rows of first bonding pads; forming an electroplating layer on the first bonding pads; and exposing the base substrate by removing the first central plating line.