Bonding Pad Structures for Integrated Circuit Signal Integrity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Integrated circuit devices face limitations in electrical performance due to metallic interconnects, which are constrained by photolithographic and etching processes, and wire bonding techniques provide better flexibility but may not fully address internal resistance drops and signal integrity issues.

Innovation Solution

The use of internal and external bonding wires, along with specific bonding pad structures, to establish electrical connections between semiconductor substrates and package leads, reducing internal resistance and improving signal integrity by bypassing traditional interconnect lines.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If metallic interconnect is used for internal electrical transmission, then the connection configuration is determined by photolithographic and etching processes, but the electrical performance is limited due to process constraints

Engineering Contradiction:
Improvemanufacturing processVSAvoidelectrical performance
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent divides the electrical connection system into two segments: internal metallic interconnects for on-chip routing and external bonding wires for off-chip connections. This segmentation allows each segment to be optimized independently - the metallic interconnects are manufactured using standard photolithographic processes while the bonding wires provide enhanced electrical performance for critical connections, resolving the contradiction between ease of manufacture and electrical performance

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The bonding pads serve as intermediary elements that connect the metallic interconnect system to the bonding wire system. These pads act as transition points where electrical signals are transferred from the photolithographically-defined metallic traces to the externally-bonded wires, enabling the system to leverage both manufacturing ease and electrical performance

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If wire bonding technique is used for electrical transmission, then design flexibility is improved, but internal resistance drops and signal integrity issues persist

Engineering Contradiction:
Improvedesign flexibilityVSAvoidsignal integrity
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent applies different connection qualities to different locations within the integrated circuit. Critical signal paths and power/ground connections utilize bonding wires for optimal electrical performance, while less critical internal routing uses metallic interconnects. This local differentiation of connection quality allows the system to achieve high signal integrity where needed while maintaining design flexibility through selective bonding wire placement

Inventive Principle:
Principle #3Local quality

3Reliability

If traditional metallic interconnect lines are used, then design time and costs increase due to requirements for multiple metal layers, but electrical performance is limited

Engineering Contradiction:
Improveelectrical performanceVSAvoidnumber of metal layers
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent extracts the function of long-distance electrical transmission from the metallic interconnect system and relocates it to external bonding wires. By taking out the bonding function from the integrated circuit fabrication process and performing it separately through wire bonding, the design can achieve superior electrical performance without requiring additional metal layers within the semiconductor device itself, thus reducing device complexity while improving electrical performance

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS9881892B2Integrated circuit device
Publication Date: 2018.01.30 NOVATEK MICROELECTRONICS CORP
  • US9881892B2 patent drawing
  • US9881892B2 patent drawing
  • US9881892B2 patent drawing

AI summary

An integrated circuit device including a semiconductor substrate, a first bonding pad structure, a second bonding pad structure, a third bonding pad structure, a first internal bonding wire, and a second internal bonding wire is provided. The first bonding pad structure is disposed on a surface of the semiconductor substrate and exposed outside of the semiconductor substrate. The second bonding pad structure is disposed on the surface of the semiconductor substrate and exposed outside of the semiconductor substrate. The third bonding pad structure is disposed on the surface of the semiconductor substrate and exposed outside of the semiconductor substrate. The first bonding pad structure is electrically coupled to the third bonding pad structure via the first internal bonding wire. The third bonding pad structure is electrically coupled to the second bonding pad structure via the second internal bonding wire.