Interleaved Boost Chopper Switching Control for Stable Phase Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Boost chopper circuits operating in parallel in power factor correction circuits experience unstable switching periods due to fluctuations in the output of a full-wave rectifier circuit, leading to shifts in the phase difference of transistor on timings, which can cause resonance and voltage fluctuations.
Innovation Solution
A switching control circuit that includes a first driver circuit to turn off the first transistor after a predetermined time period based on the output voltage, an output circuit to signal a half period of the switching period, and a second driver circuit to control the second transistor based on the half period and a second time period, ensuring stable phase difference and interleaved operation of the boost chopper circuits.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If boost chopper circuits operate in parallel to improve power factor correction performance, then the power factor improvement capability is enhanced, but the switching period stability deteriorates due to fluctuations in rectifier output
Solution Approach 1:
The patent implements a feedback mechanism where the switching control circuit monitors the actual switching periods of both boost chopper circuits and dynamically adjusts their switching timings. The control circuit receives feedback signals from timing detection circuits that measure the switching periods, and uses this feedback to compensate for deviations caused by rectifier output fluctuations, thereby maintaining stable switching periods despite parallel operation
Solution Approach 2:
The patent introduces a switching control circuit as an intermediary between the two parallel boost chopper circuits and the rectifier output. This control circuit acts as a mediator that decouples the direct influence of rectifier fluctuations on the switching periods by generating adjusted switching signals that compensate for the fluctuations, thus stabilizing the switching periods of both circuits
2Stability of the object's composition
If the switching control circuit adjusts transistor on timings to maintain phase difference, then the phase difference stability is improved, but the circuit complexity increases
Solution Approach 1:
The patent implements preliminary action by pre-calculating and storing optimal switching timing adjustments in lookup tables or memory circuits. The switching control circuit retrieves pre-computed timing correction values based on detected phase differences or operating conditions, avoiding the need for complex real-time calculations and reducing overall circuit complexity while maintaining phase difference stability
Solution Approach 2:
The patent replaces complex mechanical or analog timing adjustment mechanisms with electronic digital signal processing. The switching control circuit uses digital logic, microcontrollers, or field-programmable gate arrays to compute and adjust switching timings, substituting cumbersome mechanical timing devices with more compact and controllable electronic systems
Data Source
AI summary
A switching control circuit for a power supply circuit including a first inductor, a first transistor, a second inductor, and a second transistor. The switching control circuit includes: a first driver circuit turning off the first transistor, in response to a first time period corresponding to an output voltage of the power supply circuit having elapsed since the first transistor has been turned on after a first inductor current reaches a first value; an output circuit outputting a signal indicating a half period of a switching period of the first transistor; and a second driver circuit turning on the second transistor, in response to a signal indicating the half period after turning on of the first transistor and the second inductor current reaching a second value, and turning off the second transistor, in response to a second time period corresponding to the output voltage having elapsed.