Bootstrapped Switch Circuit for Faster Gate Voltage Transitions
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional bootstrapped switches face limitations in rapid turn-on and turn-off performance due to slower response times, which affect their speed and accuracy in line with system clocks.
Innovation Solution
The introduction of an inverter circuit and a second capacitor in the bootstrapped switch configuration, along with specific transistor and switch arrangements, enables faster voltage transitions at the control terminal of the first transistor, enhancing the switching speed by rapidly pulling up or pulling down the voltage.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If conventional bootstrapped switch configuration is used, then device complexity is reduced, but switching speed and response time deteriorate
Solution Approach 1:
An inverter circuit is introduced as an intermediary component between the control signal source and the first transistor gate. The inverter circuit actively drives the gate voltage to rise and fall more rapidly, mediating the control signal to achieve faster switching speed without fundamentally changing the bootstrapped switch architecture.
Solution Approach 2:
The inverter circuit is configured to preemptively drive the gate voltage transitions before the main switching action occurs. By preparing the gate voltage in advance through the inverter's rapid switching capability, the first transistor can transition states more quickly, reducing overall response time.
2Loss of time
If faster voltage transitions are implemented at the control terminal, then response time is improved, but device complexity increases
Solution Approach 1:
The inverter circuit serves as a time-optimizing intermediary that rapidly charges and discharges the gate capacitance of the first transistor. This mediator component specifically addresses the response time bottleneck by providing aggressive voltage transitions at the critical control terminal without requiring complete redesign of the switch network.
Solution Approach 2:
The enhancement is applied locally at the control terminal of the first transistor where it is most needed for timing-critical operations. The inverter circuit is strategically placed only at this critical point rather than throughout the entire circuit, optimizing response time where it matters most while minimizing added complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration allows the bootstrapped switch to operate at a higher speed, improving its response time and accuracy by facilitating quicker turn-on and turn-off operations.
Implementation Method 1
a first capacitor (107)
Implementation Method 2
The inverter circuit has an input terminal and an output terminal. The input terminal is coupled to the third control terminal of the fourth switch, and the inverter circuit inverts a voltage at the third control terminal.
Data Source
AI summary
A bootstrapped switch includes a first transistor, a second transistor, a first capacitor, three switches, and a switch circuit. The switch circuit includes a first switch, a second switch, a third switch, a fourth switch, a fifth switch, a sixth switch, and a second capacitor. The first transistor receives the input voltage and outputs the output voltage. The first terminal of the second transistor receives the input voltage, and the second terminal of the second transistor is coupled to the first capacitor. The control terminal of the first switch receives a clock. The second switch is coupled between the control terminal of the first transistor and the first switch. The second capacitor is coupled to a reference voltage through the third switch and the sixth switch, coupled to the input voltage through the fifth switch, and coupled to the control terminal of the first transistor through the fourth switch.