Bottom-Gate Thin-Body Transistors for 3D Stacked ICs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current stacked transistor configurations for integrated circuits, such as those used in imaging systems, face challenges including restricted metal line routing, thermal cycle-induced degradation of photodiodes, high fabrication costs, and poor wafer-to-wafer interconnect density, which hinder the development of low-cost, high-performance, and low-power 3D stacking solutions.

Innovation Solution

The implementation of bottom-gate thin-body dual-oxide dual-voltage transistors, which involve forming transistors with a gate conductor over a channel region, using salicide to reduce resistance, and employing shallow and deep trench isolation structures to optimize transistor performance and density, allowing for monolithic stacking and reduced need for multiple wafers with separate routing layers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If SOI pixel transistors are formed above photodiodes in a stacked configuration, then 3D logic integration is enabled, but metal line routing is restricted and thermal cycles degrade photodiode doping

Engineering Contradiction:
Improve3D logic integration densityVSAvoidmetal line routing complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent transitions from planar transistor-gate configurations to a vertical bottom-gate architecture where the gate extends underneath the channel region. This dimensional change allows metal line routing to occur in the lateral plane without being constrained by overhead gate structures, thereby enabling complex interconnect patterns while maintaining high 3D integration density.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Ease of manufacture

If thermal cycles are used to form SOI transistors, then transistor fabrication is achieved, but photodiode doping is degraded and well capacity is reduced

Engineering Contradiction:
Improvetransistor fabrication processVSAvoidphotodiode doping quality
Core Design Contradiction:
Ease of manufactureVSReliability

Solution Approach 1:

The patent segments the fabrication process into distinct temperature zones: photodiode formation occurs at lower temperatures to preserve doping quality, while transistor gate formation and activation occur at higher temperatures. This temporal and thermal segmentation allows each component to be processed under optimal conditions without mutual interference.

Inventive Principle:
Principle #1Segmentation

3Productivity

If fully processed pixel wafer is adhesively bonded to fully processed analog/digital companion wafer, then stacked image system is formed, but fabrication cost increases and wafer-to-wafer interconnect density decreases

Engineering Contradiction:
Improvestacked image system integrationVSAvoidfabrication cost
Core Design Contradiction:
ProductivityVSEase of manufacture

Solution Approach 1:

The patent performs preliminary processing of the pixel wafer to a sufficient degree before bonding, but leaves certain high-cost steps (such as complete metal stacking and final transistor activation) to be completed after bonding. This staged approach reduces pre-bonding fabrication costs while maintaining the ability to achieve full functionality post-integration.

Inventive Principle:
Principle #10Preliminary action

4Productivity

If deep through-silicon via connections are used, then wafer-to-wafer interconnect is achieved, but color-filter-array processing is affected and fabrication cost increases

Engineering Contradiction:
Improvewafer-to-wafer interconnect densityVSAvoidcolor-filter-array processing quality
Core Design Contradiction:
ProductivityVSEase of manufacture

Solution Approach 1:

The patent extracts the through-silicon via formation process from the conventional deep-substrate approach and repositions it to occur after bonding, using shallower via structures. This extraction eliminates the need for deep drilling through the pixel wafer that would interfere with color-filter-array processing, while still achieving the required interconnect density through the bonded interface.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS9812555B2Bottom-gate thin-body transistors for stacked wafer integrated circuits
Publication Date: 2017.11.07 LIBRE HLDG
  • US9812555B2 patent drawing
  • US9812555B2 patent drawing
  • US9812555B2 patent drawing

AI summary

An integrated circuit die may include bottom-gate thin-body transistors. The bottom-gate thin-body transistors may be formed in a thinned-down substrate having a thickness that is defined by shallow trench isolation structures that provide complete well isolation for the transistors. The transistors may include gate terminal contacts formed through the shallow trench isolation structures, bulk terminal contacts that are formed through the thinned substrate and that overlap with the gate contacts, and source-drain terminal contacts with in-situ salicide. Additional metallization layers may be formed over the gate/bulk/source-drain contacts after bonding.